DE60024393D1 - PLL-Schaltung mit reduziertem Phasenoffset ohne Erhöhung der Betriebsspannung - Google Patents

PLL-Schaltung mit reduziertem Phasenoffset ohne Erhöhung der Betriebsspannung

Info

Publication number
DE60024393D1
DE60024393D1 DE60024393T DE60024393T DE60024393D1 DE 60024393 D1 DE60024393 D1 DE 60024393D1 DE 60024393 T DE60024393 T DE 60024393T DE 60024393 T DE60024393 T DE 60024393T DE 60024393 D1 DE60024393 D1 DE 60024393D1
Authority
DE
Germany
Prior art keywords
increasing
operating voltage
pll circuit
phase offset
reduced phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60024393T
Other languages
English (en)
Other versions
DE60024393T2 (de
Inventor
Susumu Tanimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Publication of DE60024393D1 publication Critical patent/DE60024393D1/de
Application granted granted Critical
Publication of DE60024393T2 publication Critical patent/DE60024393T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0893Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895Details of the current generators
    • H03L7/0896Details of the current generators the current generators being controlled by differential up-down pulses
DE60024393T 1999-10-19 2000-10-13 PLL-Schaltung mit reduziertem Phasenoffset ohne Erhöhung der Betriebsspannung Expired - Fee Related DE60024393T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP29637699A JP3356136B2 (ja) 1999-10-19 1999-10-19 Pll回路
JP29637699 1999-10-19

Publications (2)

Publication Number Publication Date
DE60024393D1 true DE60024393D1 (de) 2006-01-05
DE60024393T2 DE60024393T2 (de) 2006-08-24

Family

ID=17832759

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60024393T Expired - Fee Related DE60024393T2 (de) 1999-10-19 2000-10-13 PLL-Schaltung mit reduziertem Phasenoffset ohne Erhöhung der Betriebsspannung

Country Status (6)

Country Link
US (1) US6320435B1 (de)
EP (1) EP1094609B1 (de)
JP (1) JP3356136B2 (de)
KR (1) KR100348198B1 (de)
CN (1) CN1179483C (de)
DE (1) DE60024393T2 (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001274682A (ja) * 2000-03-27 2001-10-05 Toshiba Corp フェーズロックドループ回路
US6636104B2 (en) * 2000-06-13 2003-10-21 Microsemi Corporation Multiple output charge pump
US6522558B2 (en) 2000-06-13 2003-02-18 Linfinity Microelectronics Single mode buck/boost regulating charge pump
US6556067B2 (en) * 2000-06-13 2003-04-29 Linfinity Microelectronics Charge pump regulator with load current control
EP1204276A3 (de) * 2000-10-10 2007-01-03 Matsushita Electric Industrial Co., Ltd. Vorrichtung zur Bearbeitung eines digitalen Audio-Video Signals
US6538517B2 (en) * 2000-12-19 2003-03-25 Intel Corporation Frequency phase detector for differentiating frequencies having small phase differences
AU2002240163A1 (en) * 2001-01-26 2002-08-06 John George Maneatis Phase-locked loop with conditioned charge pump output
EP1229657A1 (de) * 2001-02-02 2002-08-07 Alcatel Ladepumpe
US6466078B1 (en) * 2001-05-04 2002-10-15 Cypress Semiconductor Corp. Reduced static phase error CMOS PLL charge pump
US7386085B2 (en) * 2002-05-30 2008-06-10 Broadcom Corporation Method and apparatus for high speed signal recovery
US7136444B2 (en) * 2002-07-25 2006-11-14 Intel Corporation Techniques to regenerate a signal
US6727736B1 (en) 2002-08-23 2004-04-27 Marvell International, Ltd. Voltage control oscillator noise reduction technique and method thereof
US6894546B2 (en) * 2002-10-30 2005-05-17 Koninklijke Philips Electronics N.V. Noise reduction for phase locked loop
KR100499276B1 (ko) * 2002-11-06 2005-07-01 학교법인 포항공과대학교 빠른 락시간을 가지는 디글리치 회로를 사용한 적응대역폭 위상 고정 루프
US6710666B1 (en) * 2002-11-07 2004-03-23 Mediatek Inc. Charge pump structure for reducing capacitance in loop filter of a phase locked loop
US7164721B2 (en) * 2002-12-20 2007-01-16 Intel Corporation Simultaneous bidirectional signal subtraction
JP4163180B2 (ja) * 2003-05-01 2008-10-08 三菱電機株式会社 クロックデータリカバリー回路
US6937075B2 (en) * 2003-05-29 2005-08-30 Intel Corporation Method and apparatus for reducing lock time in dual charge-pump phase-locked loops
JP3971368B2 (ja) * 2003-11-18 2007-09-05 株式会社東芝 信号強度検波回路およびそれを用いた増幅率制御システム。
US7019571B2 (en) * 2004-03-31 2006-03-28 Silicon Laboratories, Inc. Frequency synthesizer for a wireless communication system
DE102004019652A1 (de) * 2004-04-22 2005-11-17 Infineon Technologies Ag Fehlerkompensierte Ladungspumpen-Schaltung und Verfahren zur Erzeugung eines fehlerkompensierten Ausgangsstroms einer Ladungspumpen-Schaltung
US7002418B2 (en) * 2004-05-07 2006-02-21 Lattice Semiconductor Corporation Control signal generation for a low jitter switched-capacitor frequency synthesizer
US7176731B2 (en) * 2004-08-26 2007-02-13 International Business Machines Corporation Variation tolerant charge leakage correction circuit for phase locked loops
KR100639677B1 (ko) 2004-11-08 2006-10-30 삼성전자주식회사 위상 및 지연 동기 루프와 이를 구비한 반도체 메모리 장치
JP4673613B2 (ja) * 2004-12-02 2011-04-20 エルピーダメモリ株式会社 Pll回路
US7315217B2 (en) * 2005-03-18 2008-01-01 Avago Technologies General Ip (Singapore) Pte Ltd. Linear phase-locked loop with dual tuning elements
US7518421B1 (en) * 2005-12-16 2009-04-14 National Semiconductor Corporation System and method for providing a kick back compensated charge pump with kicker capacitor
US7777541B1 (en) 2006-02-01 2010-08-17 Cypress Semiconductor Corporation Charge pump circuit and method for phase locked loop
JP4668868B2 (ja) * 2006-08-21 2011-04-13 ルネサスエレクトロニクス株式会社 Pll回路
JP4769694B2 (ja) * 2006-11-20 2011-09-07 富士通テン株式会社 電圧出力回路,集積回路,および電子機器
US8334725B2 (en) * 2007-04-11 2012-12-18 Mediatek Inc. Circuit and method for controlling mixed mode controlled oscillator and CDR circuit using the same
US20090002038A1 (en) * 2007-06-29 2009-01-01 Boerstler David W Phase Locked Loop with Stabilized Dynamic Response
US7958469B2 (en) * 2007-06-29 2011-06-07 International Business Machines Corporation Design structure for a phase locked loop with stabilized dynamic response
JP2009152734A (ja) * 2007-12-19 2009-07-09 Seiko Instruments Inc Pll回路
US8169241B2 (en) 2008-01-15 2012-05-01 Atmel Rousset S.A.S. Proportional phase comparator and method for phase-aligning digital signals
US7741919B2 (en) * 2008-05-02 2010-06-22 International Business Machines Corporation Architecture for maintaining constant voltage-controlled oscillator gain
CN101944910B (zh) * 2009-07-07 2017-03-22 晨星软件研发(深圳)有限公司 双锁相环电路及其控制方法
TWI381646B (zh) * 2009-10-01 2013-01-01 Mstar Semiconductor Inc 鎖相迴路之迴路頻寬控制裝置及迴路頻寬控制方法
KR101283468B1 (ko) * 2009-11-19 2013-07-23 한국전자통신연구원 루프필터 및 이를 포함하는 위상 고정 루프
CN102859879B (zh) 2010-05-13 2015-03-11 华为技术有限公司 用于校验锁相环中的输出频率的系统和方法
JP5738749B2 (ja) * 2011-12-15 2015-06-24 ルネサスエレクトロニクス株式会社 Pll回路
US9065457B2 (en) * 2012-04-26 2015-06-23 Skyworks Solutions, Inc. Circuits and methods for eliminating reference spurs in fractional-N frequency synthesis
JP6559548B2 (ja) * 2015-11-11 2019-08-14 エイブリック株式会社 発振回路装置
DK3396833T3 (da) * 2017-04-28 2019-11-18 Gn Hearing As Høreindretning, der omfatter switched capacitor-dc-dc-omformer med lav elektromagnetisk emission
JP7388240B2 (ja) 2020-02-27 2023-11-29 セイコーエプソン株式会社 チャージポンプ回路、pll回路および発振器

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930008431B1 (ko) * 1991-02-21 1993-08-31 삼성전자 주식회사 디지탈 pll상태 검출 회로
US5384502A (en) * 1993-06-24 1995-01-24 Intel Corporation Phase locked loop circuitry with split loop filter
US5740213A (en) * 1994-06-03 1998-04-14 Dreyer; Stephen F. Differential charge pump based phase locked loop or delay locked loop
US5495207A (en) 1994-08-31 1996-02-27 International Business Machines Corporation Differential current controlled oscillator with variable load
US5619161A (en) * 1994-08-31 1997-04-08 International Business Machines Corporation Diffrential charge pump with integrated common mode control
US5463353A (en) * 1994-09-06 1995-10-31 Motorola, Inc. Resistorless VCO including current source and sink controlling a current controlled oscillator
JPH09200046A (ja) * 1996-01-19 1997-07-31 Toyo Commun Equip Co Ltd 位相差制御pll回路
JPH09214332A (ja) * 1996-02-05 1997-08-15 Nec Eng Ltd Pll回路
JP3080146B2 (ja) * 1996-08-26 2000-08-21 日本電気株式会社 自動ロック回路
US6065140A (en) * 1997-04-30 2000-05-16 Motorola, Inc. Optimized computation of first and second divider values for a phase locked loop system
KR100267458B1 (ko) * 1997-10-17 2000-10-16 전찬욱 도로안전신호송/수신장치및그제어방법
US6133769A (en) * 1998-11-30 2000-10-17 Vantis Corporation Phase locked loop with a lock detector

Also Published As

Publication number Publication date
EP1094609A2 (de) 2001-04-25
JP3356136B2 (ja) 2002-12-09
CN1293489A (zh) 2001-05-02
EP1094609A3 (de) 2002-11-20
KR20010050937A (ko) 2001-06-25
EP1094609B1 (de) 2005-11-30
DE60024393T2 (de) 2006-08-24
CN1179483C (zh) 2004-12-08
JP2001119296A (ja) 2001-04-27
KR100348198B1 (ko) 2002-08-09
US6320435B1 (en) 2001-11-20

Similar Documents

Publication Publication Date Title
DE60024393D1 (de) PLL-Schaltung mit reduziertem Phasenoffset ohne Erhöhung der Betriebsspannung
DE60033204D1 (de) Spannungsgesteuerte Oszillatorschaltung
NO20001058D0 (no) Tilbakekoplingstyrt lavspent strømkrets
DE69942625D1 (de) Spannungsgesteuerte CMOS Oszillatorschaltung
ITTO981035A0 (it) Circuito ad aggancio di fase.
DE69841775D1 (de) Rf leistungsanordnung mit spannungsgesteuerter linearität
HK1027174A1 (en) Low power voltage reference circuit.
DE69900624D1 (de) Integrierte Schaltung mit veränderlichem Kondensator
DE60045544D1 (de) Beatmungsgerät mit Hochfrequenzoszillator
DE60027642D1 (de) Photoleitfähiger Schalter mit verbesserter Halbleiterstruktur
DE60030078D1 (de) Leistungsschutzschalter mit Drehkontaktanordnung
DE59900215D1 (de) Referenzspannung-Erzeugungsschaltung
DE50201316D1 (de) Spannungsgesteuerte oszillatorschaltung
DE59813694D1 (de) Spannungsregelschaltung
DE60009043D1 (de) Umwandler mit resonanten schaltungselementen
DE60201778D1 (de) Spannungskomparatorschaltung
ITMI20011928A0 (it) Circuito pll
DE69817472D1 (de) Spannungsgesteuerte Oszillatorschaltung
DE59914352D1 (de) Referenzspannungsschaltung
DE50006746D1 (de) Niederspannungsschaltgerät mit bimetallauslöser
DE59914759D1 (de) Bipolares hochvolt-leistungsbauelement
DE69904288T2 (de) Spannungsgesteuerte oszillatorschaltung
DE60132425D1 (de) Phasenvergleichsschaltung
DE60120035D1 (de) Spannungsgesteuerter Mikrowellenoszillator
DE50001994D1 (de) Elektrische schaltungsanordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee