DE3881004D1 - Verfahren zum herstellen von integrierten cmos-anordnungen mit verringerten gate-laengen. - Google Patents

Verfahren zum herstellen von integrierten cmos-anordnungen mit verringerten gate-laengen.

Info

Publication number
DE3881004D1
DE3881004D1 DE8888120977T DE3881004T DE3881004D1 DE 3881004 D1 DE3881004 D1 DE 3881004D1 DE 8888120977 T DE8888120977 T DE 8888120977T DE 3881004 T DE3881004 T DE 3881004T DE 3881004 D1 DE3881004 D1 DE 3881004D1
Authority
DE
Germany
Prior art keywords
gate lengths
reduced gate
integrated cmos
producing integrated
arrangements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8888120977T
Other languages
English (en)
Other versions
DE3881004T2 (de
Inventor
Carlo Bergonzoni
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SRL filed Critical SGS Thomson Microelectronics SRL
Application granted granted Critical
Publication of DE3881004D1 publication Critical patent/DE3881004D1/de
Publication of DE3881004T2 publication Critical patent/DE3881004T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE8888120977T 1987-12-21 1988-12-15 Verfahren zum herstellen von integrierten cmos-anordnungen mit verringerten gate-laengen. Expired - Fee Related DE3881004T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT23134/87A IT1223571B (it) 1987-12-21 1987-12-21 Procedimento per la fabbricazione di dispositivi integrati cmos con lunghezze di porta ridotte

Publications (2)

Publication Number Publication Date
DE3881004D1 true DE3881004D1 (de) 1993-06-17
DE3881004T2 DE3881004T2 (de) 1993-08-19

Family

ID=11204147

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8888120977T Expired - Fee Related DE3881004T2 (de) 1987-12-21 1988-12-15 Verfahren zum herstellen von integrierten cmos-anordnungen mit verringerten gate-laengen.

Country Status (5)

Country Link
US (1) US4968639A (de)
EP (1) EP0322665B1 (de)
JP (1) JP2814092B2 (de)
DE (1) DE3881004T2 (de)
IT (1) IT1223571B (de)

Families Citing this family (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5141882A (en) * 1989-04-05 1992-08-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor field effect device having channel stop and channel region formed in a well and manufacturing method therefor
JPH0770727B2 (ja) * 1989-06-16 1995-07-31 日本電装株式会社 Ｍｉｓトランジスタ及び相補形ｍｉｓトランジスタの製造方法
US5366922A (en) * 1989-12-06 1994-11-22 Seiko Instruments Inc. Method for producing CMOS transistor
US5296401A (en) * 1990-01-11 1994-03-22 Mitsubishi Denki Kabushiki Kaisha MIS device having p channel MOS device and n channel MOS device with LDD structure and manufacturing method thereof
JP2708596B2 (ja) * 1990-01-31 1998-02-04 キヤノン株式会社 記録ヘッドおよびインクジェット記録装置
US5028556A (en) * 1990-02-16 1991-07-02 Hughes Aircraft Company Process for fabricating radiation hard high voltage devices
JP2545762B2 (ja) * 1990-04-13 1996-10-23 日本電装株式会社 高耐圧ｍｉｓトランジスタおよびこのトランジスタを有する相補型トランジスタの製造方法
US5262664A (en) * 1990-06-30 1993-11-16 Goldstar Electron Co., Ltd. Process for formation of LDD transistor, and structure thereof
EP0468630A3 (en) * 1990-07-27 1993-02-03 Actel Corporation Method of increasing the breakdown voltage of a mos transistor without changing the fabrication process
EP0505877A2 (de) * 1991-03-27 1992-09-30 Seiko Instruments Inc. Dotierungsverfahren mittels einer adsorbierten Diffusionsquelle
US5171700A (en) * 1991-04-01 1992-12-15 Sgs-Thomson Microelectronics, Inc. Field effect transistor structure and method
EP0513415A1 (de) * 1991-05-16 1992-11-19 Kabushiki Kaisha Toshiba FET mit isoliertem Gate mit doppel-schichtigen Wannen von niedriger und höherer Störstoffkonzentrationen und sein Herstellungsverfahren
US5196361A (en) * 1991-05-15 1993-03-23 Intel Corporation Method of making source junction breakdown for devices with source-side erasing
US5894158A (en) * 1991-09-30 1999-04-13 Stmicroelectronics, Inc. Having halo regions integrated circuit device structure
US5648288A (en) * 1992-03-20 1997-07-15 Siliconix Incorporated Threshold adjustment in field effect semiconductor devices
US5219783A (en) * 1992-03-20 1993-06-15 Texas Instruments Incorporated Method of making semiconductor well structure
US5256563A (en) * 1992-04-16 1993-10-26 Texas Instruments Incorporated Doped well structure and method for semiconductor technologies
KR940004711Y1 (ko) * 1992-07-06 1994-07-20 조길완 흘러내림 방지 수단을 구비한 바지
US5432103A (en) * 1992-06-22 1995-07-11 National Semiconductor Corporation Method of making semiconductor ROM cell programmed using source mask
JPH06112149A (ja) * 1992-09-29 1994-04-22 Nec Corp 半導体装置の製造方法
US5374565A (en) * 1993-10-22 1994-12-20 United Microelectronics Corporation Method for ESD protection improvement
US5463237A (en) * 1993-11-04 1995-10-31 Victor Company Of Japan, Ltd. MOSFET device having depletion layer
US5372960A (en) * 1994-01-04 1994-12-13 Motorola, Inc. Method of fabricating an insulated gate semiconductor device
US5395773A (en) * 1994-03-31 1995-03-07 Vlsi Technology, Inc. MOSFET with gate-penetrating halo implant
US5441906A (en) * 1994-04-04 1995-08-15 Motorola, Inc. Insulated gate field effect transistor having a partial channel and method for fabricating
US5427964A (en) * 1994-04-04 1995-06-27 Motorola, Inc. Insulated gate field effect transistor and method for fabricating
US5482878A (en) * 1994-04-04 1996-01-09 Motorola, Inc. Method for fabricating insulated gate field effect transistor having subthreshold swing
US5492847A (en) * 1994-08-01 1996-02-20 National Semiconductor Corporation Counter-implantation method of manufacturing a semiconductor device with self-aligned anti-punchthrough pockets
JP2790050B2 (ja) * 1994-08-17 1998-08-27 日本電気株式会社 半導体装置の製造方法
US5405791A (en) * 1994-10-04 1995-04-11 Micron Semiconductor, Inc. Process for fabricating ULSI CMOS circuits using a single polysilicon gate layer and disposable spacers
US5506161A (en) * 1994-10-24 1996-04-09 Motorola, Inc. Method of manufacturing graded channels underneath the gate electrode extensions
US5545575A (en) * 1994-10-24 1996-08-13 Motorola, Inc. Method for manufacturing an insulated gate semiconductor device
US5612244A (en) * 1995-03-21 1997-03-18 Motorola, Inc. Insulated gate semiconductor device having a cavity under a portion of a gate structure and method of manufacture
US5541132A (en) * 1995-03-21 1996-07-30 Motorola, Inc. Insulated gate semiconductor device and method of manufacture
US5661048A (en) * 1995-03-21 1997-08-26 Motorola, Inc. Method of making an insulated gate semiconductor device
US5489540A (en) * 1995-03-22 1996-02-06 Advanced Micro Devices Inc. Method of making simplified LDD and source/drain formation in advanced CMOS integrated circuits using implantation through well mask
JP3193845B2 (ja) * 1995-05-24 2001-07-30 シャープ株式会社 半導体装置及びその製造方法
US5534449A (en) * 1995-07-17 1996-07-09 Micron Technology, Inc. Methods of forming complementary metal oxide semiconductor (CMOS) integrated circuitry
US6004854A (en) 1995-07-17 1999-12-21 Micron Technology, Inc. Method of forming CMOS integrated circuitry
US5654213A (en) * 1995-10-03 1997-08-05 Integrated Device Technology, Inc. Method for fabricating a CMOS device
US5736440A (en) * 1995-11-27 1998-04-07 Micron Technology, Inc. Semiconductor processing method of forming complementary NMOS and PMOS field effect transistors on a substrate
US5547894A (en) * 1995-12-21 1996-08-20 International Business Machines Corporation CMOS processing with low and high-current FETs
JP3191693B2 (ja) * 1996-08-29 2001-07-23 日本電気株式会社 半導体記憶装置の製造方法
TW425692B (en) * 1996-12-13 2001-03-11 Hitachi Ltd Semiconductor integrated circuit apparatus and its fabrication method
US5895955A (en) * 1997-01-10 1999-04-20 Advanced Micro Devices, Inc. MOS transistor employing a removable, dual layer etch stop to protect implant regions from sidewall spacer overetch
US5837572A (en) * 1997-01-10 1998-11-17 Advanced Micro Devices, Inc. CMOS integrated circuit formed by using removable spacers to produce asymmetrical NMOS junctions before asymmetrical PMOS junctions for optimizing thermal diffusivity of dopants implanted therein
US5846857A (en) * 1997-09-05 1998-12-08 Advanced Micro Devices, Inc. CMOS processing employing removable sidewall spacers for independently optimized N- and P-channel transistor performance
US6818915B1 (en) * 1998-03-23 2004-11-16 Matsushita Electric Industrial Co., Ltd. Field-emission electron source
US6130135A (en) * 1998-05-18 2000-10-10 Powerchip Semiconductor Corp. Method of fabricating lightly-doped drain transistor having inverse-T gate structure
US6162692A (en) * 1998-06-26 2000-12-19 Advanced Micro Devices, Inc. Integration of a diffusion barrier layer and a counter dopant region to maintain the dopant level within the junctions of a transistor
US6124610A (en) 1998-06-26 2000-09-26 Advanced Micro Devices, Inc. Isotropically etching sidewall spacers to be used for both an NMOS source/drain implant and a PMOS LDD implant
US6184099B1 (en) * 1998-08-19 2001-02-06 National Semiconductor Corporation Low cost deep sub-micron CMOS process
FR2794898B1 (fr) 1999-06-11 2001-09-14 France Telecom Dispositif semi-conducteur a tension de seuil compensee et procede de fabrication
JP2001210726A (ja) * 2000-01-24 2001-08-03 Hitachi Ltd 半導体装置及びその製造方法
US6734109B2 (en) * 2001-08-08 2004-05-11 International Business Machines Corporation Method of building a CMOS structure on thin SOI with source/drain electrodes formed by in situ doped selective amorphous silicon
US7825488B2 (en) 2006-05-31 2010-11-02 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
US6855985B2 (en) * 2002-09-29 2005-02-15 Advanced Analogic Technologies, Inc. Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology
US7049188B2 (en) * 2002-11-26 2006-05-23 Advanced Micro Devices, Inc. Lateral doped channel
KR100552824B1 (ko) * 2004-12-23 2006-02-21 동부아남반도체 주식회사 반도체 소자 및 그 제조 방법
US7709896B2 (en) * 2006-03-08 2010-05-04 Infineon Technologies Ag ESD protection device and method
US8093663B2 (en) * 2006-05-09 2012-01-10 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device, method of fabricating the same, and patterning mask utilized by the method
CN102593179A (zh) * 2012-03-09 2012-07-18 上海宏力半导体制造有限公司 Mos晶体管及其制造方法
US8673712B2 (en) * 2012-07-20 2014-03-18 Taiwan Semiconductor Manufacturing Company, Ltd. Power transistor with high voltage counter implant
US10811534B2 (en) * 2017-12-28 2020-10-20 Texas Instruments Incorporated Transistors with dual wells

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4306916A (en) * 1979-09-20 1981-12-22 American Microsystems, Inc. CMOS P-Well selective implant method
US4385947A (en) * 1981-07-29 1983-05-31 Harris Corporation Method for fabricating CMOS in P substrate with single guard ring using local oxidation
US4420344A (en) * 1981-10-15 1983-12-13 Texas Instruments Incorporated CMOS Source/drain implant process without compensation of polysilicon doping
JPS5923562A (ja) * 1982-07-30 1984-02-07 Hitachi Ltd 絶縁ゲ−ト型電界効果半導体装置及びその製造方法
JPH0693494B2 (ja) * 1984-03-16 1994-11-16 株式会社日立製作所 半導体集積回路装置の製造方法
EP0173953B1 (de) * 1984-08-28 1991-07-17 Kabushiki Kaisha Toshiba Verfahren zum Herstellen einer Halbleiteranordnung mit Gateelektrode
JPS61133656A (ja) * 1984-12-03 1986-06-20 Hitachi Ltd 半導体装置およびその製造方法
JPS60143664A (ja) * 1984-12-10 1985-07-29 Hitachi Ltd 半導体メモリ集積回路
EP0240781A3 (de) * 1986-04-08 1989-12-06 Siemens Aktiengesellschaft Verfahren zum Herstellen von Flankenmaskierschichten an den Gate-Elektroden von MOS-Transistoren mit schwach-dotierten Drain-Anschlussgebieten
US4760033A (en) * 1986-04-08 1988-07-26 Siemens Aktiengesellschaft Method for the manufacture of complementary MOS field effect transistors in VLSI technology
US4764477A (en) * 1987-04-06 1988-08-16 Motorola, Inc. CMOS process flow with small gate geometry LDO N-channel transistors
US4797721A (en) * 1987-04-13 1989-01-10 General Electric Company Radiation hardened semiconductor device and method of making the same

Also Published As

Publication number Publication date
JP2814092B2 (ja) 1998-10-22
DE3881004T2 (de) 1993-08-19
IT1223571B (it) 1990-09-19
EP0322665A3 (en) 1990-02-14
EP0322665B1 (de) 1993-05-12
US4968639A (en) 1990-11-06
EP0322665A2 (de) 1989-07-05
IT8723134A0 (it) 1987-12-21
JPH022667A (ja) 1990-01-08

Similar Documents

Publication Publication Date Title
DE3881004D1 (de) Verfahren zum herstellen von integrierten cmos-anordnungen mit verringerten gate-laengen.
DE3881860D1 (de) Verfahren zum herstellen von profilelementen.
DE3784516D1 (de) Verfahren zum herstellen von formteilen.
DE3578614D1 (de) Verfahren zum herstellen von chip-einfuegungsschichten.
DE3784836D1 (de) Verfahren zum herstellen von schichtstoffteilen.
DE3381509D1 (de) Verfahren zum herstellen von halbleiteranordnungen.
DE3862431D1 (de) Verfahren zum herstellen von mattenverstaerkten reaktions-spritzgussteilen.
DE68908326D1 (de) Verfahren zum herstellen elektrochromer vorrichtungen.
DE3888937D1 (de) Verfahren zum Herstellen von integrierten Schaltungen mit FET.
DE3584757D1 (de) Verfahren zum herstellen einer zwei-wannen-cmos-halbleiterstruktur.
DE3575241D1 (de) Halbleiteranordnung und verfahren zum herstellen derselben.
DE3583472D1 (de) Verfahren zum herstellen einer halbleiteranordnung mit gateelektrode.
DE3874811D1 (de) Verfahren zum herstellen kistenfoermiger gegenstaende.
DE3875463D1 (de) Verfahren zum verkuerzen der formgebungstaktzeit.
DE3778217D1 (de) Verfahren zum spritzgiessen.
DE3777786D1 (de) Verfahren zum herstellen von bauart-modellen.
DE3861889D1 (de) Verfahren zum herstellen von loechern in integrierten halbleiterschaltungen.
DE3483258D1 (de) Verfahren zum herstellen von polster-artikeln.
DE3866564D1 (de) Verfahren zum herstellen von spritzgegossenen schiebern fuer reissverschluesse.
DE69126637D1 (de) Verfahren zum Herstellen von Polysilizium mit niedriger Fehlerdichte
DE68918306D1 (de) Verfahren zum Herstellen einer integrierten optoelektronischen Schaltung.
DE3578266D1 (de) Verfahren zum herstellen von halbleiteranordnungen und dadurch hergestellte anordnungen.
DE3586019D1 (de) Verfahren zum herstellen eines elektrostriktiven elementes.
DE3873658D1 (de) Verfahren zum herstellen von trennbaren reissverschluessen.
DE3583808D1 (de) Verfahren zum herstellen eines transistors.

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: STMICROELECTRONICS S.R.L., AGRATE BRIANZA, MAILAND

8339 Ceased/non-payment of the annual fee