DE3680822D1 - Dekodierschaltung fuer eine halbleiterspeicheranordnung. - Google Patents

Dekodierschaltung fuer eine halbleiterspeicheranordnung.

Info

Publication number
DE3680822D1
DE3680822D1 DE8686303806T DE3680822T DE3680822D1 DE 3680822 D1 DE3680822 D1 DE 3680822D1 DE 8686303806 T DE8686303806 T DE 8686303806T DE 3680822 T DE3680822 T DE 3680822T DE 3680822 D1 DE3680822 D1 DE 3680822D1
Authority
DE
Germany
Prior art keywords
semiconductor memory
decoder circuit
memory arrangement
arrangement
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686303806T
Other languages
English (en)
Inventor
Masanobu Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE3680822D1 publication Critical patent/DE3680822D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/08—Address circuits; Decoders; Word-line control circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE8686303806T 1985-05-20 1986-05-19 Dekodierschaltung fuer eine halbleiterspeicheranordnung. Expired - Fee Related DE3680822D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60107826A JPS61265794A (ja) 1985-05-20 1985-05-20 半導体記憶装置のデコ−ダ回路

Publications (1)

Publication Number Publication Date
DE3680822D1 true DE3680822D1 (de) 1991-09-19

Family

ID=14469015

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686303806T Expired - Fee Related DE3680822D1 (de) 1985-05-20 1986-05-19 Dekodierschaltung fuer eine halbleiterspeicheranordnung.

Country Status (5)

Country Link
US (1) US4730133A (de)
EP (1) EP0202910B1 (de)
JP (1) JPS61265794A (de)
KR (1) KR900001598B1 (de)
DE (1) DE3680822D1 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6366789A (ja) * 1986-09-09 1988-03-25 Mitsubishi Electric Corp Ｃｍｏｓ行デコ−ダ回路
US4851716A (en) * 1988-06-09 1989-07-25 National Semiconductor Corporation Single plane dynamic decoder
JP2555165B2 (ja) * 1988-10-27 1996-11-20 富士通株式会社 ナンド回路
US5157283A (en) * 1988-12-23 1992-10-20 Samsung Electronics Co., Ltd. Tree decoder having two bit partitioning
JPH04184793A (ja) * 1990-11-20 1992-07-01 Nec Corp 半導体デコード装置
US5396459A (en) * 1992-02-24 1995-03-07 Sony Corporation Single transistor flash electrically programmable memory cell in which a negative voltage is applied to the nonselected word line
KR100281600B1 (ko) * 1993-01-07 2001-03-02 가나이 쓰도무 전력저감 기구를 가지는 반도체 집적회로
US7388400B2 (en) * 1993-01-07 2008-06-17 Elpida Memory, Inc. Semiconductor integrated circuits with power reduction mechanism
US6384623B1 (en) 1993-01-07 2002-05-07 Hitachi, Ltd. Semiconductor integrated circuits with power reduction mechanism
US5389836A (en) * 1993-06-04 1995-02-14 International Business Machines Corporation Branch isolation circuit for cascode voltage switch logic
US5995016A (en) * 1996-12-17 1999-11-30 Rambus Inc. Method and apparatus for N choose M device selection
CN104993574B (zh) * 2015-07-06 2017-06-06 上海巨微集成电路有限公司 一种适用于otp存储器的电源切换电路

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5931253B2 (ja) * 1972-08-25 1984-08-01 株式会社日立製作所 デプレツシヨン型負荷トランジスタを有するｍｉｓｆｅｔ論理回路
JPS50105031A (de) * 1974-01-23 1975-08-19
JPS5625295A (en) * 1979-08-06 1981-03-11 Nec Corp Semiconductor device
JPS5979487A (ja) * 1982-10-27 1984-05-08 Nec Corp デコ−ダ回路
JPS59124092A (ja) * 1982-12-29 1984-07-18 Fujitsu Ltd メモリ装置

Also Published As

Publication number Publication date
KR860009418A (ko) 1986-12-22
EP0202910B1 (de) 1991-08-14
EP0202910A3 (en) 1989-05-24
EP0202910A2 (de) 1986-11-26
US4730133A (en) 1988-03-08
KR900001598B1 (en) 1990-03-15
JPS61265794A (ja) 1986-11-25

Similar Documents

Publication Publication Date Title
DE3686994D1 (de) Halbleiterspeicher.
DE3585711D1 (de) Halbleiterspeicheranordnung.
DE3751002D1 (de) Halbleiterspeicher.
KR860006106A (ko) 반도체 메모리
DE3687322D1 (de) Halbleiterspeicheranordnung.
DE3583091D1 (de) Halbleiterspeicheranordnung.
DE3577944D1 (de) Halbleiterspeicheranordnung.
DE3788747D1 (de) Halbleiterspeicher.
DE3582376D1 (de) Halbleiterspeicheranordnung.
DE3586377D1 (de) Halbleiterspeicheranordnung.
DE3675445D1 (de) Halbleiterspeicheranordnung.
DE3680562D1 (de) Halbleiterspeicheranordnung.
DE3576236D1 (de) Halbleiterspeicheranordnung.
DE3771238D1 (de) Halbleiterspeicher.
DE3577367D1 (de) Halbleiterspeicheranordnung.
DE3575225D1 (de) Halbleiterspeicheranordnung.
DE3580993D1 (de) Halbleiterspeicheranordnung.
DE3586556D1 (de) Halbleiterspeicheranordnung.
DE3576754D1 (de) Halbleiterspeicheranordnung.
DE3686144D1 (de) Nichtfluechtiger halbleiterspeicher.
DE3582960D1 (de) Halbleiterspeicheranordnung.
DE3578254D1 (de) Halbleiterspeicheranordnung.
DE3586675D1 (de) Halbleiterspeicheranordnung.
DE3680822D1 (de) Dekodierschaltung fuer eine halbleiterspeicheranordnung.
DE3586736D1 (de) Halbleiterspeicher.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee