DE3630388C2 - - Google Patents

Info

Publication number
DE3630388C2
DE3630388C2 DE3630388A DE3630388A DE3630388C2 DE 3630388 C2 DE3630388 C2 DE 3630388C2 DE 3630388 A DE3630388 A DE 3630388A DE 3630388 A DE3630388 A DE 3630388A DE 3630388 C2 DE3630388 C2 DE 3630388C2
Authority
DE
Germany
Prior art keywords
lines
matrix
column
programmable logic
output lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE3630388A
Other languages
German (de)
English (en)
Other versions
DE3630388A1 (de
Inventor
Yoshishige Kitamura
Katsuya Furuki
Nobuyuki Tokio/Tokyo Jp Sugiyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP60197908A external-priority patent/JPH0616534B2/ja
Priority claimed from JP60239709A external-priority patent/JPH061791B2/ja
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE3630388A1 publication Critical patent/DE3630388A1/de
Application granted granted Critical
Publication of DE3630388C2 publication Critical patent/DE3630388C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
DE19863630388 1985-09-06 1986-09-05 Programmierbare logische anordung Granted DE3630388A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP60197908A JPH0616534B2 (ja) 1985-09-06 1985-09-06 プログラマブルロジツクアレイ
JP60239709A JPH061791B2 (ja) 1985-10-25 1985-10-25 プログラマブルロジツクアレイ

Publications (2)

Publication Number Publication Date
DE3630388A1 DE3630388A1 (de) 1987-03-19
DE3630388C2 true DE3630388C2 (xx) 1988-11-03

Family

ID=26510645

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19863630388 Granted DE3630388A1 (de) 1985-09-06 1986-09-05 Programmierbare logische anordung

Country Status (2)

Country Link
US (1) US4745307A (xx)
DE (1) DE3630388A1 (xx)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5053993A (en) * 1987-06-08 1991-10-01 Fujitsu Limited Master slice type semiconductor integrated circuit having sea of gates
JPH0472755A (ja) * 1990-07-13 1992-03-06 Sumitomo Electric Ind Ltd 化合物半導体集積装置
US5189320A (en) * 1991-09-23 1993-02-23 Atmel Corporation Programmable logic device with multiple shared logic arrays
JPH05243532A (ja) * 1991-11-01 1993-09-21 Texas Instr Inc <Ti> 複数のｐチャンネルトランジスタを有するゲートアレイ基本セル
US5465055A (en) * 1994-10-19 1995-11-07 Crosspoint Solutions, Inc. RAM-logic tile for field programmable gate arrays
US5629636A (en) * 1994-10-19 1997-05-13 Crosspoint Solutions, Inc. Ram-logic tile for field programmable gate arrays
US5502404A (en) * 1995-04-28 1996-03-26 Texas Instruments Incorporated Gate array cell with predefined connection patterns
JP3956347B2 (ja) * 2002-02-26 2007-08-08 インターナショナル・ビジネス・マシーンズ・コーポレーション ディスプレイ装置
US20130278285A1 (en) 2012-04-20 2013-10-24 International Business Machines Corporation Minimum-spacing circuit design and layout for pica

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4356413A (en) * 1980-08-20 1982-10-26 Ibm Corporation MOSFET Convolved logic
US4513307A (en) * 1982-05-05 1985-04-23 Rockwell International Corporation CMOS/SOS transistor gate array apparatus
JPS60130140A (ja) * 1983-12-17 1985-07-11 Toshiba Corp 半導体集積回路装置
JPS61100947A (ja) * 1984-10-22 1986-05-19 Toshiba Corp 半導体集積回路装置

Also Published As

Publication number Publication date
DE3630388A1 (de) 1987-03-19
US4745307A (en) 1988-05-17

Similar Documents

Publication Publication Date Title
DE102004014472B4 (de) Anwendungsspezifischer integrierter Halbleiter-Schaltkreis
DE3889357T2 (de) Verfahren zur Herstellung einer integrierten Kundenwunschschaltung mit isoliertem Gate.
DE2556274C2 (de) Programmierbare logische Schaltung
DE68925897T2 (de) Gate-Array-Zelle, bestehend aus FET&#39;s von verschiedener und optimierter Grösse
DE3750770T2 (de) Integrierte Schaltung in Hauptscheibentechnik.
DE3427285C2 (xx)
DE2754354A1 (de) Programmierbare logische baugruppenanordnung
DE3586385T2 (de) Integrierte gate-matrixstruktur.
DE3423211C2 (de) Halbleiterbauteil
DE3603953C2 (de) Gate-Array-Halbleiteranordnung in CMOS-Technologie
DE2334405B2 (de) Hochintegrierte (LSI-) Halbleiterschaltung und Verfahren zur Herstellung einer Vielzahl derartiger Halbleiterschaltungen
DE3937068A1 (de) Dynamische halbleiterspeicheranordnung
DE3427423A1 (de) Integrierte halbleiterschaltungsanordnung
DE3630388C2 (xx)
DE3927143C2 (de) Gate-Array
DE69128819T2 (de) Halbleiterspeicheranordnung
DE4209364A1 (de) Cmos-sram und verfahren zu dessen herstellung
DE3900536A1 (de) Integrierte halbleitervorrichtung mit ein-/ausgangspufferzellen
DE69733513T2 (de) Integrierte Schaltung mit einem Kondensator
DE3853963T2 (de) Basiszelle für eine Gatematrixvorrichtung.
DE1616438C3 (de) Integrierte Schaltung, Verwendung dieser Schaltung und Verfahren zu ihrer Herstellung
DE4124877C2 (de) Verfahren zum Anordnen und Verdrahten von Standardzellen einer integrierten Halbleiterschaltungsvorrichtung
DE69032419T2 (de) Halbleiterspeicher mit metallischer Verbindungsschicht vom selben Potential wie Wortleitung und verbunden mit dieser ausserhalb des Speichergebietes
DE19731714C2 (de) Integrierte Halbleiterschaltungseinrichtung mit Makrozellenlayoutbereichen und Takttreiberschaltungen
DE2229123A1 (de) Dynamisch betriebene feldeffekttransistoranordnung

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee