DE3533159A1 - Verfahren zum verkapseln von auf einem traegerband montierten bauelementen, insbesondere von halbleiterbauelementen - Google Patents

Verfahren zum verkapseln von auf einem traegerband montierten bauelementen, insbesondere von halbleiterbauelementen

Info

Publication number
DE3533159A1
DE3533159A1 DE19853533159 DE3533159A DE3533159A1 DE 3533159 A1 DE3533159 A1 DE 3533159A1 DE 19853533159 DE19853533159 DE 19853533159 DE 3533159 A DE3533159 A DE 3533159A DE 3533159 A1 DE3533159 A1 DE 3533159A1
Authority
DE
Germany
Prior art keywords
layer
cup
carrier tape
component
polymer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19853533159
Other languages
German (de)
English (en)
Inventor
Seppo Virkkala Pienimaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lohja Oy AB
Original Assignee
Lohja Oy AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lohja Oy AB filed Critical Lohja Oy AB
Publication of DE3533159A1 publication Critical patent/DE3533159A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01052—Tellurium [Te]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12033—Gunn diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
DE19853533159 1984-09-17 1985-09-17 Verfahren zum verkapseln von auf einem traegerband montierten bauelementen, insbesondere von halbleiterbauelementen Withdrawn DE3533159A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI843631A FI76220C (fi) 1984-09-17 1984-09-17 Foerfarande foer inkapsling av pao ett baerarband anordnade halvledarkomponenter.

Publications (1)

Publication Number Publication Date
DE3533159A1 true DE3533159A1 (de) 1986-03-27

Family

ID=8519611

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19853533159 Withdrawn DE3533159A1 (de) 1984-09-17 1985-09-17 Verfahren zum verkapseln von auf einem traegerband montierten bauelementen, insbesondere von halbleiterbauelementen

Country Status (8)

Country Link
BE (1) BE903242A (enrdf_load_stackoverflow)
CA (1) CA1232372A (enrdf_load_stackoverflow)
CH (1) CH669477A5 (enrdf_load_stackoverflow)
DE (1) DE3533159A1 (enrdf_load_stackoverflow)
FI (1) FI76220C (enrdf_load_stackoverflow)
FR (1) FR2570544B1 (enrdf_load_stackoverflow)
GB (1) GB2164794B (enrdf_load_stackoverflow)
SE (1) SE8504295L (enrdf_load_stackoverflow)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3623419A1 (de) * 1986-07-11 1988-01-21 Junghans Uhren Gmbh Verfahren zum bestuecken eines leiterbahnen-netzwerkes fuer den schaltungstraeger eines elektromechanischen uhrwerks und teilbestuecktes leiterbahnen-netzwerk eines uhrwerks-schaltungstraegers
DE19650318A1 (de) * 1996-09-23 1998-04-02 Tech Gmbh Antriebstechnik Und Verpackung für Leistungselektronik
DE10117797A1 (de) * 2001-04-10 2002-10-24 Bosch Gmbh Robert Montagevorrichtung und Verfahren zum Aufbau eines elektronischen Bauteils
DE10151657C1 (de) * 2001-08-02 2003-02-06 Fraunhofer Ges Forschung Verfahren zur Montage eines Chips auf einem Substrat
DE4133183B4 (de) * 1990-10-13 2005-07-28 Hynix Semiconductor Inc., Ichon Gehäusekonstruktion für Chip-TAB-Bauelemente, Verwendung derselben und Verfahren zu deren Montage
DE10234162B4 (de) * 2001-07-26 2008-02-14 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung eines organischen Bauelements
DE102013016697A1 (de) 2013-08-19 2015-02-19 Oechsler Aktiengesellschaft Chipmontage

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3338597A1 (de) * 1983-10-24 1985-05-02 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Datentraeger mit integriertem schaltkreis und verfahren zur herstellung desselben
GB2202372B (en) * 1984-07-05 1991-02-13 Nat Semiconductor Corp Pre-testable semiconductor die package and fabrication method
FR2598258B1 (fr) * 1986-04-30 1988-10-07 Aix Les Bains Composants Procede d'encapsulation de circuits integres.
JPH02155256A (ja) * 1988-12-08 1990-06-14 Mitsubishi Electric Corp 半導体装置
JP2751450B2 (ja) * 1989-08-28 1998-05-18 セイコーエプソン株式会社 テープキャリアの実装構造及びその実装方法
US5156983A (en) * 1989-10-26 1992-10-20 Digtial Equipment Corporation Method of manufacturing tape automated bonding semiconductor package
IT1243817B (it) * 1990-10-09 1994-06-28 Sgs Thomson Microelectronics Metodo per la fabbricazione di contenitori in plastica, per circuiti integrati, con dissipatore termico incorporato
JP2531382B2 (ja) * 1994-05-26 1996-09-04 日本電気株式会社 ボ―ルグリッドアレイ半導体装置およびその製造方法
AT402617B (de) * 1995-07-11 1997-07-25 Datacon Schweitzer & Zeindl Gm Anlage zum automatisierten, hermetischen anlage zum automatisierten, hermetischen verschliessen von gehäusen verschliessen von gehäusen
TW582078B (en) * 2002-11-29 2004-04-01 Chipmos Technologies Bermuda Packaging process for improving effective die-bonding area
FR2919756B1 (fr) * 2007-07-31 2009-11-20 Tacchini Ets Procede de protection d'un composant electronique.
CN113602557B (zh) * 2021-08-04 2022-09-09 深圳市辉悦科技有限公司 具有定位二次修正功能的芯片编带机

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3979659A (en) * 1975-01-30 1976-09-07 Texas Instruments Incorporated Automotive alternator rectifier bridges
US4300153A (en) * 1977-09-22 1981-11-10 Sharp Kabushiki Kaisha Flat shaped semiconductor encapsulation
US4330790A (en) * 1980-03-24 1982-05-18 National Semiconductor Corporation Tape operated semiconductor device packaging
FR2520541A1 (fr) * 1982-01-22 1983-07-29 Flonic Sa Procede d'insertion d'un circuit integre dans une carte a memoire et carte obtenue suivant ce procede
FI72409C (fi) * 1984-03-09 1987-05-11 Lohja Ab Oy Foerfarande foer inkapsling av pao en baerremsa anordnade halvledarkomponenter.

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3623419A1 (de) * 1986-07-11 1988-01-21 Junghans Uhren Gmbh Verfahren zum bestuecken eines leiterbahnen-netzwerkes fuer den schaltungstraeger eines elektromechanischen uhrwerks und teilbestuecktes leiterbahnen-netzwerk eines uhrwerks-schaltungstraegers
DE4133183B4 (de) * 1990-10-13 2005-07-28 Hynix Semiconductor Inc., Ichon Gehäusekonstruktion für Chip-TAB-Bauelemente, Verwendung derselben und Verfahren zu deren Montage
DE19650318A1 (de) * 1996-09-23 1998-04-02 Tech Gmbh Antriebstechnik Und Verpackung für Leistungselektronik
DE19650318C2 (de) * 1996-09-23 1999-05-06 Tech Gmbh Antriebstechnik Und Gehäuse aus Metallblech für eine Schaltung der Leistungselektronik
DE10117797A1 (de) * 2001-04-10 2002-10-24 Bosch Gmbh Robert Montagevorrichtung und Verfahren zum Aufbau eines elektronischen Bauteils
DE10117797C2 (de) * 2001-04-10 2003-04-17 Bosch Gmbh Robert Montagevorrichtung und Verfahren zum Aufbau eines elektronischen Bauteils
DE10234162B4 (de) * 2001-07-26 2008-02-14 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung eines organischen Bauelements
DE10151657C1 (de) * 2001-08-02 2003-02-06 Fraunhofer Ges Forschung Verfahren zur Montage eines Chips auf einem Substrat
DE102013016697A1 (de) 2013-08-19 2015-02-19 Oechsler Aktiengesellschaft Chipmontage
DE102013022388B3 (de) 2013-08-19 2024-01-04 Oechsler Aktiengesellschaft Chipmontage-Verfahren

Also Published As

Publication number Publication date
SE8504295D0 (sv) 1985-09-16
FI76220B (fi) 1988-05-31
GB2164794B (en) 1988-03-23
FI843631L (fi) 1986-03-18
BE903242A (fr) 1986-01-16
FI843631A0 (fi) 1984-09-17
GB2164794A (en) 1986-03-26
FR2570544B1 (fr) 1990-01-05
FR2570544A1 (fr) 1986-03-21
CA1232372A (en) 1988-02-02
GB8522166D0 (en) 1985-10-09
SE8504295L (sv) 1986-03-18
FI76220C (fi) 1988-09-09
CH669477A5 (enrdf_load_stackoverflow) 1989-03-15

Similar Documents

Publication Publication Date Title
DE3533159A1 (de) Verfahren zum verkapseln von auf einem traegerband montierten bauelementen, insbesondere von halbleiterbauelementen
EP2259311B1 (de) Verfahren zum Einbetten zumindest eines Bauelements in einem Leiterplattenelement
DE69618458T2 (de) Halbleiterteil mit einem zu einem verdrahtungsträger elektrisch verbundenem chip
DE112015005836B4 (de) Leistungsmodul
DE102009043587A1 (de) Funktionelles Laminat
DE19818824A1 (de) Elektronisches Bauelement
DE2817480A1 (de) Hybridschaltung, die mit einer halbleiterschaltung versehen ist
DE10232788A1 (de) Elektronisches Bauteil mit einem Halbleiterchip
DE1812158A1 (de) Verfahren zum Einbetten von Halbleiterscheiben in dielektrische Schichten
DE19540306C1 (de) Verfahren zur Herstellung von Leiterrahmen für Halbleiterbauelemente
EP3111474B1 (de) Verfahren zum herstellen einer leiterplatte mit eingebettetem sensorchip sowie leiterplatte
DE69316159T2 (de) Verfahren zum Aufbringen von Kontakthöckern auf einer Halbleitervorrichtung sowie zum Verbinden dieser Vorrichtung mit einer Leiterplatte
EP3276652A2 (de) Verfahren zum herstellen einer substratanordnung mit einem klebevorfixiermittel, entsprechende substratanordnung, verfahren zum verbinden eines elektronikbauteils mit einer substratanordnung mit anwendung eines auf dem elektronikbauteil und/oder der substratanordnung aufgebrachten klebevorfixiermittels und mit einer substratanordnung verbundenes elektronikbauteil
DE10162676A1 (de) Elektronisches Bauteil und Systemträger sowie Verfahren zur Herstellung derselben
WO2017144691A1 (de) Optoelektronisches bauteil mit einem leiterrahmenabschnitt
DE1960121A1 (de) Haltevorrichtung fuer Halbleitertabletten
WO1998013863A1 (de) Verfahren zur flipchip-kontaktierung eines halbleiterchips mit geringer anschlusszahl
DE10151657C1 (de) Verfahren zur Montage eines Chips auf einem Substrat
DE3935792A1 (de) Elektronische schaltung auf gesinterter keramikfolie
EP1518270B1 (de) Verfahren zum herstellen einer verpackung für halbleiterbauelemente
DE102015102535B4 (de) Verbundsystem und Verfahren zum haftenden Verbinden eines hygroskopischen Materials
EP3690936A1 (de) Verfahren zum herstellen eines spacer-systems mit chipvertiefung, entsprechendes spacer-system und dessen verwendung zur kontaktierung eines chips mit einem substrat mittels sintern
EP4312009B1 (de) Anisotrope leitfähige klebeverbindungen für einen rtd
DE2436600A1 (de) Verfahren zur erzielung einer oberflaechenstabilisierenden schutzschicht bei halbleiterbauelementen
DE2707931A1 (de) Verfahren zum aufbringen einer schutzschicht auf halbleiterbauelementen

Legal Events

Date Code Title Description
8141 Disposal/no request for examination