DE2615438A1 - Verfahren zur herstellung von schaltungskomponenten integrierter schaltungen in einem siliziumsubstrat - Google Patents
Verfahren zur herstellung von schaltungskomponenten integrierter schaltungen in einem siliziumsubstratInfo
- Publication number
- DE2615438A1 DE2615438A1 DE19762615438 DE2615438A DE2615438A1 DE 2615438 A1 DE2615438 A1 DE 2615438A1 DE 19762615438 DE19762615438 DE 19762615438 DE 2615438 A DE2615438 A DE 2615438A DE 2615438 A1 DE2615438 A1 DE 2615438A1
- Authority
- DE
- Germany
- Prior art keywords
- area
- areas
- substrate
- silicon dioxide
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H10P95/00—
-
- H10P14/61—
-
- H10W10/0121—
-
- H10W10/13—
-
- H10W20/40—
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/036—Diffusion, nonselective
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/049—Equivalence and options
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/051—Etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/082—Ion implantation FETs/COMs
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/085—Isolated-integrated
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/117—Oxidation, selective
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/568,636 US4044454A (en) | 1975-04-16 | 1975-04-16 | Method for forming integrated circuit regions defined by recessed dielectric isolation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2615438A1 true DE2615438A1 (de) | 1976-10-28 |
Family
ID=24272102
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19762615438 Pending DE2615438A1 (de) | 1975-04-16 | 1976-04-09 | Verfahren zur herstellung von schaltungskomponenten integrierter schaltungen in einem siliziumsubstrat |
Country Status (13)
| Country | Link |
|---|---|
| US (1) | US4044454A (enExample) |
| JP (1) | JPS51124386A (enExample) |
| AU (1) | AU497861B2 (enExample) |
| BE (1) | BE839579A (enExample) |
| BR (1) | BR7602384A (enExample) |
| CA (1) | CA1045724A (enExample) |
| CH (1) | CH592959A5 (enExample) |
| DE (1) | DE2615438A1 (enExample) |
| FR (1) | FR2308204A1 (enExample) |
| GB (1) | GB1515639A (enExample) |
| IT (1) | IT1064171B (enExample) |
| NL (1) | NL7603747A (enExample) |
| SE (1) | SE411814B (enExample) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5275989A (en) | 1975-12-22 | 1977-06-25 | Hitachi Ltd | Production of semiconductor device |
| JPS6035818B2 (ja) * | 1976-09-22 | 1985-08-16 | 日本電気株式会社 | 半導体装置の製造方法 |
| FR2422257A1 (fr) * | 1977-11-28 | 1979-11-02 | Silicium Semiconducteur Ssc | Procede de sillonnage et de glassiviation et nouvelle structure de sillon |
| US4261761A (en) * | 1979-09-04 | 1981-04-14 | Tektronix, Inc. | Method of manufacturing sub-micron channel width MOS transistor |
| FR2476912A1 (fr) * | 1980-02-22 | 1981-08-28 | Thomson Csf | Procede d'isolement des interconnexions de circuits integres, et circuit integre utilisant ce procede |
| US4536947A (en) * | 1983-07-14 | 1985-08-27 | Intel Corporation | CMOS process for fabricating integrated circuits, particularly dynamic memory cells with storage capacitors |
| US4505026A (en) * | 1983-07-14 | 1985-03-19 | Intel Corporation | CMOS Process for fabricating integrated circuits, particularly dynamic memory cells |
| US4519128A (en) * | 1983-10-05 | 1985-05-28 | International Business Machines Corporation | Method of making a trench isolated device |
| US4594769A (en) * | 1984-06-15 | 1986-06-17 | Signetics Corporation | Method of forming insulator of selectively varying thickness on patterned conductive layer |
| US4983537A (en) * | 1986-12-29 | 1991-01-08 | General Electric Company | Method of making a buried oxide field isolation structure |
| US5061654A (en) * | 1987-07-01 | 1991-10-29 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit having oxide regions with different thickness |
| EP0309788A1 (de) * | 1987-09-30 | 1989-04-05 | Siemens Aktiengesellschaft | Verfahren zur Erzeugung eines versenkten Oxids |
| JP2886183B2 (ja) * | 1988-06-28 | 1999-04-26 | 三菱電機株式会社 | フィールド分離絶縁膜の製造方法 |
| US5049520A (en) * | 1990-06-06 | 1991-09-17 | Micron Technology, Inc. | Method of partially eliminating the bird's beak effect without adding any process steps |
| JPH06349820A (ja) * | 1993-06-11 | 1994-12-22 | Rohm Co Ltd | 半導体装置の製造方法 |
| JP2911394B2 (ja) * | 1995-08-22 | 1999-06-23 | 株式会社アルテクス | 超音波接合装置及び共振器 |
| US5882982A (en) * | 1997-01-16 | 1999-03-16 | Vlsi Technology, Inc. | Trench isolation method |
| EP0856886B1 (en) * | 1997-01-31 | 2003-06-25 | STMicroelectronics S.r.l. | Process for forming an edge structure to seal integrated electronic devices, and corresponding device |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL159817B (nl) * | 1966-10-05 | 1979-03-15 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
| NL170348C (nl) * | 1970-07-10 | 1982-10-18 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult. |
| NL173110C (nl) * | 1971-03-17 | 1983-12-01 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht. |
| JPS5710569B2 (enExample) * | 1972-03-31 | 1982-02-26 | ||
| NL7204741A (enExample) * | 1972-04-08 | 1973-10-10 | ||
| US3808058A (en) * | 1972-08-17 | 1974-04-30 | Bell Telephone Labor Inc | Fabrication of mesa diode with channel guard |
| US3853633A (en) * | 1972-12-04 | 1974-12-10 | Motorola Inc | Method of making a semi planar insulated gate field-effect transistor device with implanted field |
| JPS5214594B2 (enExample) * | 1973-10-17 | 1977-04-22 | ||
| US3962779A (en) * | 1974-01-14 | 1976-06-15 | Bell Telephone Laboratories, Incorporated | Method for fabricating oxide isolated integrated circuits |
| US3904450A (en) * | 1974-04-26 | 1975-09-09 | Bell Telephone Labor Inc | Method of fabricating injection logic integrated circuits using oxide isolation |
| US3899363A (en) * | 1974-06-28 | 1975-08-12 | Ibm | Method and device for reducing sidewall conduction in recessed oxide pet arrays |
| US3961999A (en) * | 1975-06-30 | 1976-06-08 | Ibm Corporation | Method for forming recessed dielectric isolation with a minimized "bird's beak" problem |
-
1975
- 1975-04-16 US US05/568,636 patent/US4044454A/en not_active Expired - Lifetime
-
1976
- 1976-03-02 FR FR7606741A patent/FR2308204A1/fr active Granted
- 1976-03-08 GB GB9131/76A patent/GB1515639A/en not_active Expired
- 1976-03-15 BE BE165175A patent/BE839579A/xx not_active IP Right Cessation
- 1976-03-16 SE SE7603315A patent/SE411814B/xx unknown
- 1976-03-24 IT IT21525/76A patent/IT1064171B/it active
- 1976-04-09 DE DE19762615438 patent/DE2615438A1/de active Pending
- 1976-04-09 NL NL7603747A patent/NL7603747A/xx unknown
- 1976-04-09 JP JP51039455A patent/JPS51124386A/ja active Granted
- 1976-04-12 CH CH459476A patent/CH592959A5/xx not_active IP Right Cessation
- 1976-04-13 CA CA250,193A patent/CA1045724A/en not_active Expired
- 1976-04-13 AU AU12957/76A patent/AU497861B2/en not_active Expired
- 1976-04-19 BR BR7602384A patent/BR7602384A/pt unknown
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5413349B2 (enExample) | 1979-05-30 |
| FR2308204B1 (enExample) | 1978-09-01 |
| SE411814B (sv) | 1980-02-04 |
| FR2308204A1 (fr) | 1976-11-12 |
| CH592959A5 (enExample) | 1977-11-15 |
| BE839579A (fr) | 1976-07-01 |
| GB1515639A (en) | 1978-06-28 |
| BR7602384A (pt) | 1976-10-12 |
| AU497861B2 (en) | 1979-01-25 |
| NL7603747A (nl) | 1976-10-19 |
| CA1045724A (en) | 1979-01-02 |
| AU1295776A (en) | 1977-10-20 |
| JPS51124386A (en) | 1976-10-29 |
| US4044454A (en) | 1977-08-30 |
| SE7603315L (sv) | 1976-10-17 |
| IT1064171B (it) | 1985-02-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2745857C2 (enExample) | ||
| DE2628407C2 (de) | Verfahren zum Herstellen von dielektrischen Isolationszonen | |
| DE1614283C3 (de) | Verfahren zum Herstellen einer Halbleiteranordnung | |
| DE1589810C3 (de) | Passiviertes Halbleiterbauelement und Verfahren zu seiner Herstellung | |
| DE2646308C3 (de) | Verfahren zum Herstellen nahe beieinander liegender elektrisch leitender Schichten | |
| DE2615438A1 (de) | Verfahren zur herstellung von schaltungskomponenten integrierter schaltungen in einem siliziumsubstrat | |
| DE2004576A1 (de) | Feldeffekt-Transistor mit isolierter Steuerelektrode und Verfahren zu dessen Herstellung | |
| DE2615754C2 (enExample) | ||
| EP0001100A2 (de) | Verfahren zum Herstellen von in Silicium eingelegten dielektrischen Isolationsbereichen mittels geladener und beschleunigter Teilchen | |
| DE1764056B1 (de) | Verfahren zum herstellen einer halbleiteranordnung | |
| DE2726003A1 (de) | Verfahren zur herstellung von mis- bauelementen mit versetztem gate | |
| EP0005185A1 (de) | Verfahren zum gleichzeitigen Herstellen von Schottky-Sperrschichtdioden und ohmschen Kontakten nach dotierten Halbleiterzonen | |
| DE2626738A1 (de) | Verfahren zur bildung versenkter dielektrischer isolationszonen bei monolithisch integrierten halbleiterschaltungen | |
| DE1959895A1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE2149766A1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
| DE2749607B2 (de) | Halbleiteranordnung und Verfahren zu deren Herstellung | |
| DE2128884A1 (de) | Verfahren zum Herstellen von Halbleiterbauteilen | |
| DE2633714C2 (de) | Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung | |
| DE2265257A1 (de) | Verfahren zum herstellen von inselartigen einkristallbereichen fuer integrierte halbleiterschaltungen | |
| DE2628382A1 (de) | Verfahren zum herstellen von aus aluminiumoxid bestehenden dielektrischen isolationszonen in integrierten schaltungen | |
| DE1814747C2 (de) | Verfahren zum Herstellen von Feldefekttransistoren | |
| DE2111633A1 (de) | Verfahren zur Herstellung eines Oberflaechen-Feldeffekt-Transistors | |
| DE2058442C3 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE2320420A1 (de) | Verfahren zur herstellung eines leitfaehigen verbindungsmusters auf halbleiterschaltungen sowie nach dem verfahren hergestellte anordnungen | |
| DE1764372C3 (de) | Verfahren zum Herstellen einer Halbleiteranordnung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OHW | Rejection |