DE2002708C3 - Speicheranordnung mit bistabilen Kippschaltungen - Google Patents

Speicheranordnung mit bistabilen Kippschaltungen

Info

Publication number
DE2002708C3
DE2002708C3 DE19702002708 DE2002708A DE2002708C3 DE 2002708 C3 DE2002708 C3 DE 2002708C3 DE 19702002708 DE19702002708 DE 19702002708 DE 2002708 A DE2002708 A DE 2002708A DE 2002708 C3 DE2002708 C3 DE 2002708C3
Authority
DE
Germany
Prior art keywords
transistors
emitter
bit line
memory
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19702002708
Other languages
German (de)
English (en)
Other versions
DE2002708A1 (de
DE2002708B2 (de
Inventor
Knut Dipl.- Ing. Najmann
Klaus Tertel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IBM Deutschland GmbH
Original Assignee
IBM Deutschland GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IBM Deutschland GmbH filed Critical IBM Deutschland GmbH
Priority to DE19702002708 priority Critical patent/DE2002708C3/de
Priority to FR7045289A priority patent/FR2077262B1/fr
Priority to JP45121936A priority patent/JPS5139501B1/ja
Priority to GB2001871A priority patent/GB1331815A/en
Publication of DE2002708A1 publication Critical patent/DE2002708A1/de
Publication of DE2002708B2 publication Critical patent/DE2002708B2/de
Application granted granted Critical
Publication of DE2002708C3 publication Critical patent/DE2002708C3/de
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/26Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
    • H03K3/28Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
    • H03K3/281Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
    • H03K3/286Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
    • H03K3/288Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
    • H03K3/2885Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit the input circuit having a differential configuration
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/411Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
    • G11C11/4116Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only with at least one cell access via separately connected emittors of said transistors or via multiple emittors, e.g. T2L, ECL

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
DE19702002708 1970-01-22 1970-01-22 Speicheranordnung mit bistabilen Kippschaltungen Expired DE2002708C3 (de)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE19702002708 DE2002708C3 (de) 1970-01-22 1970-01-22 Speicheranordnung mit bistabilen Kippschaltungen
FR7045289A FR2077262B1 (https=) 1970-01-22 1970-12-08
JP45121936A JPS5139501B1 (https=) 1970-01-22 1970-12-29
GB2001871A GB1331815A (en) 1970-01-22 1971-04-19 Data storage apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19702002708 DE2002708C3 (de) 1970-01-22 1970-01-22 Speicheranordnung mit bistabilen Kippschaltungen

Publications (3)

Publication Number Publication Date
DE2002708A1 DE2002708A1 (de) 1971-07-29
DE2002708B2 DE2002708B2 (de) 1978-01-19
DE2002708C3 true DE2002708C3 (de) 1978-09-28

Family

ID=5760204

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19702002708 Expired DE2002708C3 (de) 1970-01-22 1970-01-22 Speicheranordnung mit bistabilen Kippschaltungen

Country Status (4)

Country Link
JP (1) JPS5139501B1 (https=)
DE (1) DE2002708C3 (https=)
FR (1) FR2077262B1 (https=)
GB (1) GB1331815A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3736573A (en) * 1971-11-11 1973-05-29 Ibm Resistor sensing bit switch

Also Published As

Publication number Publication date
DE2002708A1 (de) 1971-07-29
FR2077262B1 (https=) 1975-04-18
DE2002708B2 (de) 1978-01-19
FR2077262A1 (https=) 1971-10-22
GB1331815A (en) 1973-09-26
JPS5139501B1 (https=) 1976-10-28

Similar Documents

Publication Publication Date Title
EP0012796B1 (de) Speicheranordnung mit Speicherzellen zum gleichzeitigen Einlesen und Auslesen von Information
DE1045450B (de) Verschiebespeicher mit Transistoren
DE2925925A1 (de) Voreinstellschaltung fuer informationsspeicher
DE2302137C3 (de) Leseschaltung zum zerstörungsfreien Auslesen dynamischer Ladungs-Speicherzellen
DE2855866C3 (de) Verfahren und Schaltungsanordnung zum Betreiben eines integrierten Halbleiterspeichers
EP0020995B1 (de) Verfahren und Schaltungsanordnung zur Selektion und Entladung der Bitleitungskapazitäten für einen hochintegrierten MTL Halbleiterspeicher
DE3305427C2 (de) Bipolarer Halbleiterspeicher
DE2306866C2 (de) Dreidimensional adressierter Speicher
EP0078335B1 (de) Verfahren zum Lesen eines Halbleiterspeichers
DE2129166B2 (de) Halbleiterspeicher
EP0021143B1 (de) Verfahren und Schaltungsanordnung zur Selektion und Entladung von Bitleitungskapazitäten für einen hochintegrierten Halbleiterspeicher
DE2002708C3 (de) Speicheranordnung mit bistabilen Kippschaltungen
DE2152706B2 (de) Monolithischer integrierter halbleiterspeicher fuer binaere daten
DE2246756C3 (de) Elektronischer Datenspeicher
DE1918667A1 (de) Datenspeicher mit Dioden
DE1774928A1 (de) Matrixspeicher
DE1499744A1 (de) Elektronisches Speicherelement
DE1499744C (de) Elektronisches Speicherelement mit zwei Transistoren
DE3332982C2 (https=)
DE1499857C (de) Lese Treiber Schaltung für einen Datenspeicher
DE1499843C (de) Anordnung mit mindestens einer Spei cherzelle mit mehreren Transistoren
DE1774948B2 (de) Wortorganisierter speicher
DE1474015A1 (de) Adressenspeicher
DE2260389C3 (de) Abtastverstärker mit einer Differenzeingangstufe aus Transistoren gleichen Leistungstyps
DE2119059C3 (de) Speicher mit aus M OS-Feldeffekttransistoren aufgebauten Speicherzellen

Legal Events

Date Code Title Description
C3 Grant after two publication steps (3rd publication)
8339 Ceased/non-payment of the annual fee