DE1614995B1 - Verfahren zum Herstellen von Aluminiumkontakten an planaren Halbleiteranordnungen - Google Patents
Verfahren zum Herstellen von Aluminiumkontakten an planaren HalbleiteranordnungenInfo
- Publication number
- DE1614995B1 DE1614995B1 DE19671614995D DE1614995DA DE1614995B1 DE 1614995 B1 DE1614995 B1 DE 1614995B1 DE 19671614995 D DE19671614995 D DE 19671614995D DE 1614995D A DE1614995D A DE 1614995DA DE 1614995 B1 DE1614995 B1 DE 1614995B1
- Authority
- DE
- Germany
- Prior art keywords
- aluminum
- layer
- thickness
- aluminum layer
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
- C25F3/00—Electrolytic etching or polishing
- C25F3/02—Etching
- C25F3/04—Etching of light metals
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
- C25F3/00—Electrolytic etching or polishing
- C25F3/02—Etching
- C25F3/14—Etching locally
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3063—Electrolytic etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Ceramic Engineering (AREA)
- Weting (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US533288A US3409523A (en) | 1966-03-10 | 1966-03-10 | Electroetching an aluminum plated semiconductor in a tetraalkylammonium hydroxide electrolyte |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE1614995B1 true DE1614995B1 (de) | 1971-03-11 |
Family
ID=24125298
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19671614995D Pending DE1614995B1 (de) | 1966-03-10 | 1967-03-02 | Verfahren zum Herstellen von Aluminiumkontakten an planaren Halbleiteranordnungen |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US3409523A (enExample) |
| BE (1) | BE693904A (enExample) |
| DE (1) | DE1614995B1 (enExample) |
| ES (1) | ES337928A1 (enExample) |
| FR (1) | FR1514460A (enExample) |
| GB (1) | GB1175272A (enExample) |
| IL (1) | IL27294A (enExample) |
| NL (1) | NL136512C (enExample) |
| SE (1) | SE308847B (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2249832A1 (de) * | 1971-10-11 | 1973-04-19 | Fujitsu Ltd | Verfahren zur herstellung von halbleitervorrichtungen |
| DE3406542A1 (de) * | 1984-02-23 | 1985-08-29 | Telefunken electronic GmbH, 7100 Heilbronn | Verfahren zum herstellen eines halbleiterbauelementes |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL7002117A (enExample) * | 1970-02-14 | 1971-08-17 | ||
| US3775274A (en) * | 1970-06-30 | 1973-11-27 | Hughes Aircraft Co | Electrolytic anticompromise process |
| US3678348A (en) * | 1970-11-23 | 1972-07-18 | Communications Transistor Corp | Method and apparatus for etching fine line patterns in metal on semiconductive devices |
| US4339340A (en) | 1975-11-26 | 1982-07-13 | Tokyo Shibaura Electric Co., Ltd. | Surface-treating agent adapted for intermediate products of a semiconductor device |
| JPS6047725B2 (ja) * | 1977-06-14 | 1985-10-23 | ソニー株式会社 | フエライトの加工法 |
| FR2407746A1 (fr) * | 1977-11-07 | 1979-06-01 | Commissariat Energie Atomique | Electrode pour cellule d'electrolyse, notamment pour cellule d'affichage electrolytique et son procede de fabrication |
| US4215497A (en) * | 1978-08-04 | 1980-08-05 | Levy John C | Tag |
| US4821096A (en) * | 1985-12-23 | 1989-04-11 | Intel Corporation | Excess energy protection device |
| CN103849923A (zh) * | 2014-03-07 | 2014-06-11 | 王夔 | 一种铝合金型材表面图案处理方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1015541B (de) * | 1956-02-09 | 1957-09-12 | Licentia Gmbh | Verfahren zum AEtzen elektrisch unsymmetrisch leitender Halbleiteranordnungen |
| FR1380991A (fr) * | 1963-01-29 | 1964-12-04 | Rca Corp | Procédé de fabrication de dispositifs semi-conducteurs |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| BE540052A (enExample) * | 1955-06-13 | |||
| US3160539A (en) * | 1958-09-08 | 1964-12-08 | Trw Semiconductors Inc | Surface treatment of silicon |
-
1966
- 1966-03-10 US US533288A patent/US3409523A/en not_active Expired - Lifetime
-
1967
- 1967-01-22 IL IL27294A patent/IL27294A/xx unknown
- 1967-01-26 GB GB3932/67A patent/GB1175272A/en not_active Expired
- 1967-02-03 NL NL6701708A patent/NL136512C/xx active
- 1967-02-10 BE BE693904D patent/BE693904A/xx unknown
- 1967-02-16 FR FR95208A patent/FR1514460A/fr not_active Expired
- 1967-02-24 ES ES337928A patent/ES337928A1/es not_active Expired
- 1967-03-02 DE DE19671614995D patent/DE1614995B1/de active Pending
- 1967-03-09 SE SE3267/67A patent/SE308847B/xx unknown
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1015541B (de) * | 1956-02-09 | 1957-09-12 | Licentia Gmbh | Verfahren zum AEtzen elektrisch unsymmetrisch leitender Halbleiteranordnungen |
| FR1380991A (fr) * | 1963-01-29 | 1964-12-04 | Rca Corp | Procédé de fabrication de dispositifs semi-conducteurs |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2249832A1 (de) * | 1971-10-11 | 1973-04-19 | Fujitsu Ltd | Verfahren zur herstellung von halbleitervorrichtungen |
| DE3406542A1 (de) * | 1984-02-23 | 1985-08-29 | Telefunken electronic GmbH, 7100 Heilbronn | Verfahren zum herstellen eines halbleiterbauelementes |
Also Published As
| Publication number | Publication date |
|---|---|
| NL6701708A (enExample) | 1967-09-11 |
| ES337928A1 (es) | 1968-03-16 |
| BE693904A (enExample) | 1967-07-17 |
| FR1514460A (fr) | 1968-02-23 |
| GB1175272A (en) | 1969-12-23 |
| NL136512C (enExample) | 1972-09-15 |
| US3409523A (en) | 1968-11-05 |
| SE308847B (enExample) | 1969-02-24 |
| IL27294A (en) | 1970-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3784758T2 (de) | Herstellungsverfahren für EPROM-Zellen mit Oxid-Nitrid-oxid-Dielektrikum. | |
| DE1282196B (de) | Halbleiterbauelement mit einer Schutzvorrichtung fuer seine pn-UEbergaenge | |
| DE1614995B1 (de) | Verfahren zum Herstellen von Aluminiumkontakten an planaren Halbleiteranordnungen | |
| DE1614306C3 (de) | Verfahren zur Herstellung elektrischer Anschlüsse auf einer Oberfläche eines elektronischen Bauelementes und durch Anwendung dieses Verfahrens hergestelltes Bauelement | |
| DE2633714C2 (de) | Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung | |
| DE1489240B1 (de) | Verfahren zum Herstellen von Halbleiterbauelementen | |
| DE2023936B2 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
| DE2531003A1 (de) | Verfahren zur ionenimplantation durch eine elektrisch isolierende schicht | |
| DE1018555B (de) | Verfahren zur Herstellung einer Halbleiteranordnung, insbesondere einer Kristalldiode oder eines Transistors, deren halbleitender Koerper mit wenigstens einer aufgeschmolzenen Elektrode versehen ist | |
| DE1231812B (de) | Verfahren zur Herstellung von elektrischen Halbleiterbauelementen nach der Mesa-Diffusionstechnik | |
| DE2162445B2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE1614829C3 (de) | Verfahren zum Herstellen eines Halbleiterbauelementes | |
| DE2360030B2 (de) | Verfahren zum Herstellen einer Schottky-Diode | |
| DE1521414C3 (de) | Verfahren zum Aufbringen von nebeneinander liegenden, durch einen engen Zwischenraum voneinander getrennten Metallschichten auf eine Unterlage | |
| DE69215956T2 (de) | Verfahren zum Herstellen eines Kontakts auf einem Halbleiterbauelement | |
| DE1614995C (de) | Verfahren zum Herstellen von Aluminiumkontakten an planaren Halbleiteranordnungen | |
| DE3411960A1 (de) | Verfahren zur selbstausrichtung einer doppelten schicht aus polykristallinem silicium mittels oxydation in einer integrierten schaltung | |
| DE2226264C2 (de) | Verfahren zum zweistufigen Ätzen einer Ausnehmung | |
| DE2545153A1 (de) | Verfahren zum freilegen eines leitenden ueberzugs auf einem substrat, insbesondere bei der herstellung integrierter schaltungen | |
| DE2152057A1 (de) | Verfahren zur Herstellung eines Halbleiteraufbaus | |
| DE2546316C2 (de) | Verfahren zur Behandlung von Körpern mit einem Fluorid enthaltenden Ätzmittel und seine Anwendung bei der Herstellung von Halbleiteranordnungen | |
| DE1947026B2 (de) | Verfahren zum Herstellen von Metallkontakten an Halbleiterbauelementen | |
| DE2538264C3 (de) | Verfahren zur Herstellung einer planaren integrierten Halbleiteranordnung | |
| DE2028819A1 (en) | Electro formed raised contact - for electronic esp semiconductor components umfrd with help of temporary mask | |
| DE2646405A1 (de) | Sperrschicht-feldeffekt-element |