DE10214070B4 - System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen - Google Patents

System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen Download PDF

Info

Publication number
DE10214070B4
DE10214070B4 DE10214070A DE10214070A DE10214070B4 DE 10214070 B4 DE10214070 B4 DE 10214070B4 DE 10214070 A DE10214070 A DE 10214070A DE 10214070 A DE10214070 A DE 10214070A DE 10214070 B4 DE10214070 B4 DE 10214070B4
Authority
DE
Germany
Prior art keywords
output
input
signal
transition
latch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE10214070A
Other languages
German (de)
English (en)
Other versions
DE10214070A1 (de
Inventor
Jochen Rivoir
Ajay Khoche
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Singapore Pte Ltd
Original Assignee
Advantest Singapore Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Singapore Pte Ltd filed Critical Advantest Singapore Pte Ltd
Publication of DE10214070A1 publication Critical patent/DE10214070A1/de
Application granted granted Critical
Publication of DE10214070B4 publication Critical patent/DE10214070B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE10214070A 2001-04-10 2002-03-28 System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen Expired - Fee Related DE10214070B4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/832,726 US6489802B2 (en) 2001-04-10 2001-04-10 Digital signal transition splitting method and apparatus
US832726 2001-04-10

Publications (2)

Publication Number Publication Date
DE10214070A1 DE10214070A1 (de) 2002-11-14
DE10214070B4 true DE10214070B4 (de) 2012-07-12

Family

ID=25262461

Family Applications (2)

Application Number Title Priority Date Filing Date
DE10262320A Expired - Fee Related DE10262320B4 (de) 2001-04-10 2002-03-28 Digitalsignalübergangsspaltungsverfahren und -vorrichtung
DE10214070A Expired - Fee Related DE10214070B4 (de) 2001-04-10 2002-03-28 System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE10262320A Expired - Fee Related DE10262320B4 (de) 2001-04-10 2002-03-28 Digitalsignalübergangsspaltungsverfahren und -vorrichtung

Country Status (3)

Country Link
US (1) US6489802B2 (enExample)
JP (1) JP4203544B2 (enExample)
DE (2) DE10262320B4 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012118874A2 (en) * 2011-03-03 2012-09-07 Thomson Licensing Apparatus and method for processing a radio frequency signal
US9300357B2 (en) * 2012-08-20 2016-03-29 SeralTek, LLC Signal splitter
US11063604B2 (en) 2017-02-28 2021-07-13 Sony Semiconductor Solutions Corporation Analog-to-digital converter, solid-state imaging element, and electronic equipment
CA3133285A1 (en) * 2019-06-13 2020-12-17 Joseph PETRY Electronic persistent switch

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0590921A (ja) * 1991-09-25 1993-04-09 Nec Corp パルス発生回路
JPH05264667A (ja) * 1992-03-18 1993-10-12 Oki Electric Ind Co Ltd テスト回路
US5945857A (en) * 1998-02-13 1999-08-31 Lucent Technologies, Inc. Method and apparatus for duty-cycle correction

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3546132A1 (de) * 1985-12-24 1987-07-02 Ant Nachrichtentech Schaltungsanordnung zur erzeugung zweier takte
GB2198603A (en) * 1986-12-05 1988-06-15 Philips Electronic Associated Divider circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0590921A (ja) * 1991-09-25 1993-04-09 Nec Corp パルス発生回路
JPH05264667A (ja) * 1992-03-18 1993-10-12 Oki Electric Ind Co Ltd テスト回路
US5945857A (en) * 1998-02-13 1999-08-31 Lucent Technologies, Inc. Method and apparatus for duty-cycle correction

Also Published As

Publication number Publication date
US20020145449A1 (en) 2002-10-10
DE10214070A1 (de) 2002-11-14
JP4203544B2 (ja) 2009-01-07
DE10262320B4 (de) 2012-09-06
US6489802B2 (en) 2002-12-03
JP2003008442A (ja) 2003-01-10

Similar Documents

Publication Publication Date Title
DE69027152T2 (de) Hoch-Resolutionsabtast-Taktgenerator mit Deglitcher-Anordnung
DE3509904C2 (enExample)
DE69227608T2 (de) Veränderliche Taktteilerschaltung
DE10029335B4 (de) Schaltung und Verfahren zur synchronen Datenabtastung
DE69502071T2 (de) Einstellbare Verzögerungsschaltung
DE2515969B2 (de) Mehrkanalgenerator
DE69031557T2 (de) Zellensignalverarbeitungsschaltung und optische Vermittlungseinrichtung unter Anwendung dieser Schaltung
DE3743586C2 (enExample)
DE3851109T2 (de) Verarbeitungsanordnung zum Einfügen oder Ausblenden von Kanälen.
DE69030192T2 (de) Synchronisationsschaltung
DE2121976A1 (de) Vorrichtung zur Feststellung von Informationen
DE10214070B4 (de) System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen
DE2055356B2 (de) Rastersynchronisierschaltung fuer digitale kommunikationssysteme
EP0903859B1 (de) Frequenzteiler mit geringem Stromverbrauch
DE3788783T2 (de) Multiplexer für Taktsignale.
DE60030026T2 (de) Öffnungsverzerrungsreduktion in parallelem A/D-Wandler
DE4433512C2 (de) Wellenform-Formatierungseinrichtung
DE69513067T2 (de) Videoprozessor mit Halbbildspeicher zur exklusiven Speicherung von Bilddaten
EP0128228A1 (de) Verfahren und Anordnung zur Erzeugung von Impulsen beliebiger Zeitrelation innerhalb unmittelbar aufeinanderfolgender Impulsintervalle mit sehr hoher Genauigkeit und zeitlicher Auflösung
DE3201965A1 (de) Digitales nachrichtenuebertragungssystem
DE2334566C2 (de) Einrichtung zum Empfang von Mehrfrequenzcode-Wahlzeichen in Telefonieanlagen
DE69827325T2 (de) Verfahren zur Frequenzvervielfachung eines Taktsignals mit Tastverhältnissteuerung und entsprechende Vorrichtung
DE19926358C1 (de) 90 DEG -Phasenspalter
DE2939021A1 (de) Digitaler frequenzvervielfacher
DE10345163B4 (de) Verfahren und Vorrichtung zur Frequenzteilung und zum Demultiplexen

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8127 New person/name/address of the applicant

Owner name: VERIGY (SINGAPORE) PTE. LTD., SINGAPORE, SG

8172 Supplementary division/partition in:

Ref document number: 10262320

Country of ref document: DE

Kind code of ref document: P

Q171 Divided out to:

Ref document number: 10262320

Country of ref document: DE

Kind code of ref document: P

R016 Response to examination communication
R016 Response to examination communication
R018 Grant decision by examination section/examining division
R082 Change of representative

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER & PAR, DE

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER & PARTNER

R081 Change of applicant/patentee

Owner name: ADVANTEST (SINGAPORE) PTE. LTD., SG

Free format text: FORMER OWNER: VERIGY (SINGAPORE) PTE. LTD., SINGAPORE, SG

Effective date: 20120515

R082 Change of representative

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER, SCHE, DE

Effective date: 20120515

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER & PAR, DE

Effective date: 20120515

R020 Patent grant now final

Effective date: 20121013

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee