DE10262320B4 - Digitalsignalübergangsspaltungsverfahren und -vorrichtung - Google Patents

Digitalsignalübergangsspaltungsverfahren und -vorrichtung Download PDF

Info

Publication number
DE10262320B4
DE10262320B4 DE10262320A DE10262320A DE10262320B4 DE 10262320 B4 DE10262320 B4 DE 10262320B4 DE 10262320 A DE10262320 A DE 10262320A DE 10262320 A DE10262320 A DE 10262320A DE 10262320 B4 DE10262320 B4 DE 10262320B4
Authority
DE
Germany
Prior art keywords
output
transition
input
signal
latch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE10262320A
Other languages
German (de)
English (en)
Inventor
Jochen Rivoir
Ajay Khoche
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Singapore Pte Ltd
Original Assignee
Advantest Singapore Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Singapore Pte Ltd filed Critical Advantest Singapore Pte Ltd
Application granted granted Critical
Publication of DE10262320B4 publication Critical patent/DE10262320B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE10262320A 2001-04-10 2002-03-28 Digitalsignalübergangsspaltungsverfahren und -vorrichtung Expired - Fee Related DE10262320B4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/832,726 US6489802B2 (en) 2001-04-10 2001-04-10 Digital signal transition splitting method and apparatus
US832726 2001-04-10

Publications (1)

Publication Number Publication Date
DE10262320B4 true DE10262320B4 (de) 2012-09-06

Family

ID=25262461

Family Applications (2)

Application Number Title Priority Date Filing Date
DE10262320A Expired - Fee Related DE10262320B4 (de) 2001-04-10 2002-03-28 Digitalsignalübergangsspaltungsverfahren und -vorrichtung
DE10214070A Expired - Fee Related DE10214070B4 (de) 2001-04-10 2002-03-28 System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE10214070A Expired - Fee Related DE10214070B4 (de) 2001-04-10 2002-03-28 System und Verfahren zum Reduzieren einer Übergangsrate eines Eingangssignals von zu testenden Geräten beim automatischen Testen

Country Status (3)

Country Link
US (1) US6489802B2 (enExample)
JP (1) JP4203544B2 (enExample)
DE (2) DE10262320B4 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012118874A2 (en) * 2011-03-03 2012-09-07 Thomson Licensing Apparatus and method for processing a radio frequency signal
US9300357B2 (en) * 2012-08-20 2016-03-29 SeralTek, LLC Signal splitter
US11063604B2 (en) 2017-02-28 2021-07-13 Sony Semiconductor Solutions Corporation Analog-to-digital converter, solid-state imaging element, and electronic equipment
CA3133285A1 (en) * 2019-06-13 2020-12-17 Joseph PETRY Electronic persistent switch

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3546132A1 (de) * 1985-12-24 1987-07-02 Ant Nachrichtentech Schaltungsanordnung zur erzeugung zweier takte
EP0270191A2 (en) * 1986-12-05 1988-06-08 Philips Electronics Uk Limited Divider circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2953480B2 (ja) * 1991-09-25 1999-09-27 日本電気株式会社 パルス発生回路
JPH05264667A (ja) * 1992-03-18 1993-10-12 Oki Electric Ind Co Ltd テスト回路
US5945857A (en) * 1998-02-13 1999-08-31 Lucent Technologies, Inc. Method and apparatus for duty-cycle correction

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3546132A1 (de) * 1985-12-24 1987-07-02 Ant Nachrichtentech Schaltungsanordnung zur erzeugung zweier takte
EP0270191A2 (en) * 1986-12-05 1988-06-08 Philips Electronics Uk Limited Divider circuit

Also Published As

Publication number Publication date
US20020145449A1 (en) 2002-10-10
DE10214070A1 (de) 2002-11-14
JP4203544B2 (ja) 2009-01-07
DE10214070B4 (de) 2012-07-12
US6489802B2 (en) 2002-12-03
JP2003008442A (ja) 2003-01-10

Similar Documents

Publication Publication Date Title
DE3509904C2 (enExample)
DE69027152T2 (de) Hoch-Resolutionsabtast-Taktgenerator mit Deglitcher-Anordnung
DE69713084T2 (de) Verfahren und vorrichtung zur erzeugung einer programmierbaren verzögerung
DE69227608T2 (de) Veränderliche Taktteilerschaltung
DE69112477T2 (de) Frequenzsynthetisierer mit Phasenregelschleife.
DE69502071T2 (de) Einstellbare Verzögerungsschaltung
DE112005001517B4 (de) Synchronisation zwischen Niedrigfrequenz- und Hochfrequenzdigitalsignalen
DE1774990C3 (de) Trennkriterienprüfvorrichtung für einen Zeichenerkenner
DE69031557T2 (de) Zellensignalverarbeitungsschaltung und optische Vermittlungseinrichtung unter Anwendung dieser Schaltung
DE3743586C2 (enExample)
DE3818843A1 (de) Verfahren und schaltungsanordnung zur rueckgewinnung eines bittaktes aus einem empfangenen digitalen nachrichtensignal
DE10262320B4 (de) Digitalsignalübergangsspaltungsverfahren und -vorrichtung
DE2121976A1 (de) Vorrichtung zur Feststellung von Informationen
EP0903859B1 (de) Frequenzteiler mit geringem Stromverbrauch
DE60214411T2 (de) Parallel/Seriell-Wandler
DE102005034610A1 (de) Flankendetektor und Verfahren
DE19718467A1 (de) Frequenzunabhängige Abtastkette
DE60030026T2 (de) Öffnungsverzerrungsreduktion in parallelem A/D-Wandler
DE69513067T2 (de) Videoprozessor mit Halbbildspeicher zur exklusiven Speicherung von Bilddaten
DE10152102B4 (de) Vorrichtung zum Detektieren von Eingangssignalflanken zur Signalverarbeitungsausführung auf der Basis von Flankenzeitsteuerungen
DE2334566C2 (de) Einrichtung zum Empfang von Mehrfrequenzcode-Wahlzeichen in Telefonieanlagen
EP0085337A2 (de) Digitales Nachrichtenübertragungssystem
DE4433512A1 (de) Wellenform-Formatierungseinrichtung
DE3838939C2 (enExample)
DE2827422B2 (de) Verfahren und Schaltungsanordnung zum Messen von Kennwerten eines Vierpols, insbesondere einer Datenübertragungsstrecke

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
Q172 Divided out of (supplement):

Ref document number: 10214070

Country of ref document: DE

Kind code of ref document: P

8110 Request for examination paragraph 44
R016 Response to examination communication
R082 Change of representative

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER & PAR, DE

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER & PARTNER

R018 Grant decision by examination section/examining division
R081 Change of applicant/patentee

Owner name: ADVANTEST (SINGAPORE) PTE. LTD., SG

Free format text: FORMER OWNER: VERIGY (SINGAPORE) PTE. LTD., SINGAPORE, SG

Effective date: 20120515

R082 Change of representative

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER, SCHE, DE

Effective date: 20120515

Representative=s name: SCHOPPE, ZIMMERMANN, STOECKELER, ZINKLER & PAR, DE

Effective date: 20120515

R020 Patent grant now final

Effective date: 20121207

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee