CA3133285A1 - Electronic persistent switch - Google Patents
Electronic persistent switch Download PDFInfo
- Publication number
- CA3133285A1 CA3133285A1 CA3133285A CA3133285A CA3133285A1 CA 3133285 A1 CA3133285 A1 CA 3133285A1 CA 3133285 A CA3133285 A CA 3133285A CA 3133285 A CA3133285 A CA 3133285A CA 3133285 A1 CA3133285 A1 CA 3133285A1
- Authority
- CA
- Canada
- Prior art keywords
- voltage
- switch
- output
- state
- programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002085 persistent effect Effects 0.000 title description 8
- 238000000034 method Methods 0.000 claims abstract description 21
- 230000004044 response Effects 0.000 claims description 27
- 230000006870 function Effects 0.000 abstract description 5
- 230000002688 persistence Effects 0.000 abstract description 2
- 230000008569 process Effects 0.000 description 11
- 238000004590 computer program Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 4
- 238000013515 script Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/72—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices having more than two PN junctions; having more than three electrodes; having more than one electrode connected to the same conductivity region
- H03K17/725—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices having more than two PN junctions; having more than three electrodes; having more than one electrode connected to the same conductivity region for ac voltages or currents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/94—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the way in which the control signals are generated
- H03K17/945—Proximity switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/94—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the way in which the control signals are generated
- H03K17/96—Touch switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/94—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the way in which the control signals are generated
- H03K17/96—Touch switches
- H03K17/962—Capacitive touch switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0372—Bistable circuits of the master-slave type
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Nonlinear Science (AREA)
- Electronic Switches (AREA)
- Input From Keyboards Or The Like (AREA)
- Logic Circuits (AREA)
Abstract
Methods, systems, and computer readable media described herein can be operable to facilitate transitioning a device from a first state to a second state. A switch described herein allows for the use of an electronic circuit to perform the toggle and persistence functions while simultaneously giving more flexibility to the industrial design and physical switch implementation. The switch allows this preserving of the state using only a toggle on a voltage and thus allowing for a hardware only solution. The switch described herein allows for the use of smaller and less complicated mechanical switches allowing for more compact industrial designs. The switch uses a programmable voltage reference as a 1 bit non-volatile memory cell that is programmed by means of a logic pulse to the device. This allows a software independent setting of the state of the privacy switch. This state will remain through power cycles.
Description
2 ELECTRONIC PERSISTENT SWITCH
CROSS REFERENCE TO RELATED APPLICATION
[0001] This application is a non-provisional application claiming the benefit of US.
Provisional Application Ser. No. 62/860,838, entitled "Electronic Persistent Switch,"
which was filed on June 13, 2019, and is incorporated herein by reference in its entirety.
TECHNICAL HELD
[0002] This disclosure relates to an electronic persistent switch.
BACKGROUND
CROSS REFERENCE TO RELATED APPLICATION
[0001] This application is a non-provisional application claiming the benefit of US.
Provisional Application Ser. No. 62/860,838, entitled "Electronic Persistent Switch,"
which was filed on June 13, 2019, and is incorporated herein by reference in its entirety.
TECHNICAL HELD
[0002] This disclosure relates to an electronic persistent switch.
BACKGROUND
[0003] Voice controlled systems are becoming more and more common and the feature is being included in many different applications around the home. With the prevalence of devices "listening" to consumers the need for a reliable privacy switch is apparent and not easily attainable. Ideally this privacy switch would not allow for any software control, meaning once a user places a device in privacy mode the device would remain in that state until the user physically placed the device back in to active mode.
This state should also be kept through a power outage. In these types of applications form factor and industrial design are also a significant focus as products are marketed to a consumer. Mechanical switches to implement the privacy function tend to be bulky, have a different feel than most buttons and switches currently implemented or are difficult to implement and keep the desired Industrial design.
This state should also be kept through a power outage. In these types of applications form factor and industrial design are also a significant focus as products are marketed to a consumer. Mechanical switches to implement the privacy function tend to be bulky, have a different feel than most buttons and switches currently implemented or are difficult to implement and keep the desired Industrial design.
[0004] Previous solutions required either software controlled switches which lack concrete privacy requirements or latching or sliding switches that will remember the state through the mechanical design.
BRIEF DESCRIPTION OF THE DRAWINGS
BRIEF DESCRIPTION OF THE DRAWINGS
[0005] FIG. 1 shows an example schematic of an electrical switch.
[0006] FIG. 2 shows an example process for transitioning from a first state to a second state.
[0007] FIG. 3 shows an example process for transitioning from a first state to a second state in response to a switch or button being pressed.
[0008] FIG. 4 is a block diagram of a hardware configuration operable to facilitate transitioning a device from a first state to a second state.
[0009] Like reference numbers and designations in the various drawings indicate like elements.
DETAILED DESCRIPTION
DETAILED DESCRIPTION
[0010] In certain designs where security and privacy are a concern it may be advantageous to have a switch/ setting that is preserved over a power cycle.
Furthermore in terms of security and transparency it may also be advantageous to have this setting or switch be set without the intervention of any software running on the system.
Two current methods are being used: (1) Non-Volatile memory storage and (2) Mechanical latching or positional switches.
Furthermore in terms of security and transparency it may also be advantageous to have this setting or switch be set without the intervention of any software running on the system.
Two current methods are being used: (1) Non-Volatile memory storage and (2) Mechanical latching or positional switches.
[0011] Traditional methods of using Non-Volatile memory to save settings over a power cycle would use electronic flash memory or require the use of a battery to help store the current state. With current implementations the programming of non volatile storage always requires the use of some programming algorithm thus intervention from some software running on the system.
[0012] The switch described herein allows for the use of an electronic circuit to perform the toggle and persistence functions while simultaneously giving more flexibility to the industrial design and physical switch implementation. The switch allows this preserving of the state using only a toggle on a voltage and thus allowing for a hardware only solution. This solution described herein allows for the use of smaller and less complicated mechanical switches allowing for more compact industrial designs.
[0013] The switch uses a programmable voltage reference as a 1 bit non-volatile memory cell that is programmed by means of a logic pulse to the device. This allows a software independent setting of the state of the privacy switch. This state will remain through power cycles.
[0014] Electrical Switch implementation:
= Uses a programmable voltage reference to generate a 1 bit non-volatile memory to remember the switch state = Voltage reference is "programmed" by means of a voltage pulse and requires no software control = Circuit will set the state of the switch and toggle that state on each press of the button [00151 FIG. 1 shows an example schematic of an electrical switch 100. As an example, the electrical switch 100 may integrated into a client or customer premise equipment (CPE) device having listening and/or video/image capture capabilities, or that is otherwise capable of outputting private user data.
[0016] In response to a button being pressed, a voltage pulse may be generated and output to one or more components of the electrical switch 100. For example, when a button is pressed, a switch 105 may be closed, thereby allowing the voltage pulse to be output to a programmable voltage reference 110 and/or a latch 115. The switch drives a pulse to reprogram the voltage reference 110 to the alternate state generating the toggle.
[0017] The latch 115 is used to latch the inverted state and thus set the next state of the switch 100 while allowing the programming at the voltage reference 110 to correctly complete. In embodiments, when the voltage pulse is received by the latch 115, the latch 115 may toggle the state of the switch from a current state to an alternate state.
For example, the latch 115 may be configured with a first state and a second state. The latch 115 may include a first voltage output pin 120a and a second voltage output pin 120b, wherein the first voltage output pin 120a is used to output a first voltage associated with a first state and the second voltage output pin 120b is used to output a second voltage associated with a second state. In response, to receiving the voltage pulse from the switch 105, the latch 115 may toggle the output from the first voltage output pin 120a to the second voltage output pin 120b, and vice versa. In embodiments, the latch 115 may be set to output a first voltage that is associated with a first state. The first voltage that is associated with the first state may be a different and/or alternate voltage than a second voltage that is associated with a second state. For example, the programmable voltage reference 110 may be set with and/or may be outputting the second voltage that is associated with the second state. In response to receiving the voltage pulse from the switch 105, the latch 115 may output the first voltage to the programmable voltage reference 110. For example, the programmable voltage reference 110 may receive the first voltage from the latch 115 through a voltage input pin 125. The latch 115 may receive the voltage pulse from the switch 105 via an input pin 130 (e.g., a CLK pin), and the latch 115 may be configured with a reference pin 135 to facilitate signaling between the latch 115 and the voltage reference 110.
[0018] The programmable voltage reference 110 may be used as a non-volatile memory. The programmable voltage reference 110 may be any element configured to permanently and persistently store a binary reference voltage. In embodiments, when the pressing of the switch 105 has ended (i.e., when the switch is released), and the switch 105 opens, the programmable voltage reference 110 may respond to the voltage pulse no longer being received from the switch 105. The programmable voltage reference 110 may detect the presence and/or absence of the voltage pulse via a switch pin 140.
In response to the voltage pulse being terminated or removed, the programmable voltage reference 110 may store a persistent version of the voltage that is received from the latch 115. For example, the programmable voltage reference 110 may begin a periodic or constant output of the voltage received from the latch 115 through the voltage input pin 125, wherein the programmable voltage reference 110 outputs the voltage through the voltage output pin 145. The voltage output through the voltage output pin 145 is the persistent logic output 150 to be used to control privacy state (or other setting) at one or more elements of the device within which the switch 100 is integrated. For example, the voltage output through the voltage output pin 145 may enable or disable one or more privacy settings (e.g, microphone, camera, an output of private user data such as location data, etc.) of the device within which the switch 100 is integrated. This signal can be used in various implementations such as removing microphone power or disabling audio data paths in the design. In response to the voltage pulse being terminated, the programmable voltage reference 110 may adjust a persistently stored voltage to the voltage that was last received from the latch 115. The state will be stored in the voltage reference and remain persistent over a power cycle. The voltage reference 110 may receive power from a power source 150 (e.g., PWR) via a power input pin 155. The voltage reference 110 may include a ground pin 160.
[0019] In embodiments, when the voltage pulse is received by the programmable voltage reference 110, a reference voltage may be output to one or more logic gates, wherein the one or more logic gates control a feature or setting based upon the output that is received from the programmable voltage reference 110. For example, the programmable voltage reference 110 may be set to output a high reference voltage or a low reference voltage, depending upon the current state that is set at the latch 115 (e.g., the voltage state at the voltage reference may be the opposite state of the state set at the latch). It should be understood that the programmable voltage reference 110 may be configured to output a first voltage (e.g., high voltage) to enable a privacy setting (or other setting) and a second voltage (e.g., low voltage) to disable a privacy setting (or other setting). After outputting the reference voltage in response to receiving the voltage pulse, the programmable voltage reference 110 may adjust a reference voltage to reflect the alternate reference voltage. For example, the programmable voltage reference 110 may adjust a reference voltage to be output from the current reference voltage to the alternate reference voltage, and the adjusted reference voltage may be output by the programmable voltage reference 110 in response to receiving a next voltage pulse.
[0020] While a privacy setting is described herein, it should be understood that the programmable voltage reference 110 may be utilized to output a singular or a persistent signal or voltage to control a variety of settings, features, and/or states.
[0021] In embodiments, the voltage pulse output from the switch 105 to the latch 115 may pass through an inverter 165 that is located between the switch 105 and the latch 115.
[0022] It should be understood that the latch 115 may switch the voltage output from the first voltage output pin 120a to the second voltage output 120b (or vice versa) in response to the voltage pulse no longer being sensed by the latch 115. For example, the [0023] FIG. 2 shows an example process 200 for transitioning from a first state to a second state. A press of a button may cause the switch 105 of FIG. 1 to generate and output a voltage pulse. The voltage pulse may be received by the latch 115 of HG. 1, and in response, the latch may toggle a switch position. A current reference voltage may be output (e.g., from the programmable voltage reference 110 of FIG. 1) in response to the voltage pulse being received. The reference voltage stored at the programmable voltage reference may be adjusted.
[0024] At 205, a voltage pulse may be generated. The voltage pulse may be generated, for example, by the switch 105 in response to a press of a button at the device.
[0025] At 210, a switch position may be toggled at a latch 115 in response to receiving the voltage pulse. For example, the voltage pulse generated at 205 may be output to and received at the latch 115. In response, the latch may toggle a switch position. For example, the switch may be toggled from a first position that outputs a first voltage from the latch to a second position that outputs a second voltage from the latch, wherein the voltages are output to the programmable voltage reference 110.
[0026] At 215, a current reference voltage may be output in response to receiving the voltage pulse. The current reference voltage may be the second voltage (e.g., the voltage currently being received from the latch 115), and the current reference voltage may be output from the programmable voltage reference 110. The current reference voltage may be output from the programmable voltage reference 110 in response to a release of the switch 105 (e.g., when the voltage pulse is no longer received by the programmable voltage reference).
[0027] At 220, the reference voltage at the programmable voltage reference 110 may be adjusted. For example, the reference voltage stored at the programmable voltage reference 110 may be adjusted from the current reference voltage (i.e., the first reference voltage) to an alternate reference voltage (e.g., the voltage received from the latch 115, in this case, the second reference voltage).
[0028] FIG. 3 shows an example process 300 for transitioning from a first state to a second state in response to a switch or button being pressed. Starting at an initial state, in response to a button/switch being pressed: a current state may be locked at a volatile latch (e.g., latch 115 of FIG. 1); an alternate (inverted) state may be output from the volatile latch to an input of a programmable voltage reference 110 of FIG. 1; a pulse may begin a programming sequence in the non-volatile element (e.g., the programmable reference 110); and the new state may be stored in the non-volatile element [0029] At 305, a device may be operating in an initial state. For example, a voltage output from the programmable voltage reference 110 may control one or more settings at one or more elements of a device within which the switch 100 is integrated.
[0030] At 310, a determination may be made whether a switch at the device has been pressed. If the switch has not been pressed, the device may continue to operate at the initial state. If the switch has been pressed, the process 300 may proceed to 315.
[0031] At 315, a current state may be locked in a volatile latch 111 For example, upon receiving a voltage pulse resulting from the switch being pressed, the latch 115 may switch the output voltage from a current (i.e., first) voltage to an alternate (i.e., second) voltage.
[0032] At 320, the volatile latch 115 may output the alternate (i.e., inverted) voltage/state to an input of a programmable voltage reference 110.
[0033] At 325, a pulse may begin a programming sequence at a non-volatile element (e.g., a programmable reference 110). For example, when the switch is released, and the voltage pulse is no longer received by the programmable reference 110, the programmable reference may output the voltage that is received from the latch (e.g., the alternate voltage) to one or more logic gates.
[0034] At 330, the new state/voltage may be stored persistently in the non-volatile element (e.g., the programmable reference 110).
[0035] FIG. 4 is a block diagram of a hardware configuration 400 operable to facilitate liransitioning a device from a first state to a second state. The hardware configuration 400 can include a processor 410, a memory 420, a storage device 430, and an input/output device 440. Each of the components 410, 420, 430, and 440 can, for example, be interconnected using a system bus 450. The processor 410 can be capable of processing instructions for execution within the hardware configuration 400.
In one implementation, the processor 410 can be a single-threaded processor. In another implementation, the processor 410 can be a multi-threaded processor. The processor 410 can be capable of processing instructions stored in the memory 420 or on the storage device 430.
[0036] The memory 420 can store information within the hardware configuration 400. In one implementation, the memory 420 can be a computer-readable medium.
In one implementation, the memory 420 can be a volatile memory unit. In another implementation, the memory 420 can be a non-volatile memory unit.
[0037] In some implementations, the storage device 430 can be capable of providing mass storage for the hardware configuration 400. In one implementation, the storage device 430 can be a computer-readable medium. In various different implementations, the storage device 430 can, for example, include a hard disk device, an optical disk device, flash memory or some other large capacity storage device.
In other implementations, the storage device 430 can be a device external to the hardware configuration 400.
[0038] The input/output device 440 provides input/output operations for the hardware configuration 400. In one implementation, the input/output device 440 can include one or more of a network interface device (e.g., an Ethernet card), a serial communication device (e.g., an RS-232 port), one or more universal serial bus (USB) interfaces (e.g., a USB 2.0 port), one or more wireless interface devices (e.g, an 802.11 card), and/or one or more interfaces for outputting video and/or data services to a client device or display device associated with a client device. In another implementation, the input/output device can include driver devices configured to send communications to, and receive communications from one or more networks.
[0039] The subject matter of this disclosure, and components thereof, can be realized by instructions that upon execution cause one or more processing devices to carry out the processes and functions described above. Such instructions can, for example, comprise interpreted instructions, such as script instructions, e.g., JavaScript or ECMAScript instructions, or executable code, or other instructions stored in a computer readable medium.
[0040] Implementations of the subject matter and the functional operations described in this specification can be provided in digital electronic circuitry, or in computer software, firmware, or hardware, including the structures disclosed in this specification and their structural equivalents, or in combinations of one or more of them.
Embodiments of the subject matter described in this specification can be implemented as one or more computer program products, i.e., one or more modules of computer program instructions encoded on a tangible program carrier for execution by, or to control the operation of, data processing apparatus.
[0041] A computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including compiled or interpreted languages, or declarative or procedural languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A
computer program does not necessarily correspond to a file in a file system. A
program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub programs, or portions of code). A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network [0042] The processes and logic flows described in this specification are performed by one or more programmable processors executing one or more computer programs to perform functions by operating on input data and generating output thereby tying the process to a particular machine (e.g., a machine programmed to perform the processes described herein). The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA
(field programmable gate array) or an ASIC (application specific integrated circuit).
[0043] Computer readable media suitable for storing computer program instructions and data include all forms of non-volatile memory, media and memory devices, including by way of example semiconductor memory devices (e.g., EPROM, EEPROM, and flash memory devices); magnetic disks (e.g., internal hard disks or removable disks); magneto optical disks; and CD ROM and DVD ROM disks. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.
[0044] While this specification contains many specific implementation details, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features that may be specific to particular embodiments of particular inventions. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.
[0045] Similarly, while operations are depicted in the drawings in a particular order, this should not be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results. In certain circumstances, multitasking and parallel processing may be advantageous. Moreover, the separation of various system components in the embodiments described above should not be understood as requiring such separation in all embodiments, and it should be understood that the described program components and systems can generally be integrated together in a single software product or packaged into multiple software products.
[0046] Particular embodiments of the subject matter described in this specification have been described. Other embodiments are within the scope of the following claims.
For example, the actions recited in the claims can be performed in a different order and still achieve desirable results, unless expressly noted otherwise. As one example, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some implementations, multitasking and parallel processing may be advantageous.
= Uses a programmable voltage reference to generate a 1 bit non-volatile memory to remember the switch state = Voltage reference is "programmed" by means of a voltage pulse and requires no software control = Circuit will set the state of the switch and toggle that state on each press of the button [00151 FIG. 1 shows an example schematic of an electrical switch 100. As an example, the electrical switch 100 may integrated into a client or customer premise equipment (CPE) device having listening and/or video/image capture capabilities, or that is otherwise capable of outputting private user data.
[0016] In response to a button being pressed, a voltage pulse may be generated and output to one or more components of the electrical switch 100. For example, when a button is pressed, a switch 105 may be closed, thereby allowing the voltage pulse to be output to a programmable voltage reference 110 and/or a latch 115. The switch drives a pulse to reprogram the voltage reference 110 to the alternate state generating the toggle.
[0017] The latch 115 is used to latch the inverted state and thus set the next state of the switch 100 while allowing the programming at the voltage reference 110 to correctly complete. In embodiments, when the voltage pulse is received by the latch 115, the latch 115 may toggle the state of the switch from a current state to an alternate state.
For example, the latch 115 may be configured with a first state and a second state. The latch 115 may include a first voltage output pin 120a and a second voltage output pin 120b, wherein the first voltage output pin 120a is used to output a first voltage associated with a first state and the second voltage output pin 120b is used to output a second voltage associated with a second state. In response, to receiving the voltage pulse from the switch 105, the latch 115 may toggle the output from the first voltage output pin 120a to the second voltage output pin 120b, and vice versa. In embodiments, the latch 115 may be set to output a first voltage that is associated with a first state. The first voltage that is associated with the first state may be a different and/or alternate voltage than a second voltage that is associated with a second state. For example, the programmable voltage reference 110 may be set with and/or may be outputting the second voltage that is associated with the second state. In response to receiving the voltage pulse from the switch 105, the latch 115 may output the first voltage to the programmable voltage reference 110. For example, the programmable voltage reference 110 may receive the first voltage from the latch 115 through a voltage input pin 125. The latch 115 may receive the voltage pulse from the switch 105 via an input pin 130 (e.g., a CLK pin), and the latch 115 may be configured with a reference pin 135 to facilitate signaling between the latch 115 and the voltage reference 110.
[0018] The programmable voltage reference 110 may be used as a non-volatile memory. The programmable voltage reference 110 may be any element configured to permanently and persistently store a binary reference voltage. In embodiments, when the pressing of the switch 105 has ended (i.e., when the switch is released), and the switch 105 opens, the programmable voltage reference 110 may respond to the voltage pulse no longer being received from the switch 105. The programmable voltage reference 110 may detect the presence and/or absence of the voltage pulse via a switch pin 140.
In response to the voltage pulse being terminated or removed, the programmable voltage reference 110 may store a persistent version of the voltage that is received from the latch 115. For example, the programmable voltage reference 110 may begin a periodic or constant output of the voltage received from the latch 115 through the voltage input pin 125, wherein the programmable voltage reference 110 outputs the voltage through the voltage output pin 145. The voltage output through the voltage output pin 145 is the persistent logic output 150 to be used to control privacy state (or other setting) at one or more elements of the device within which the switch 100 is integrated. For example, the voltage output through the voltage output pin 145 may enable or disable one or more privacy settings (e.g, microphone, camera, an output of private user data such as location data, etc.) of the device within which the switch 100 is integrated. This signal can be used in various implementations such as removing microphone power or disabling audio data paths in the design. In response to the voltage pulse being terminated, the programmable voltage reference 110 may adjust a persistently stored voltage to the voltage that was last received from the latch 115. The state will be stored in the voltage reference and remain persistent over a power cycle. The voltage reference 110 may receive power from a power source 150 (e.g., PWR) via a power input pin 155. The voltage reference 110 may include a ground pin 160.
[0019] In embodiments, when the voltage pulse is received by the programmable voltage reference 110, a reference voltage may be output to one or more logic gates, wherein the one or more logic gates control a feature or setting based upon the output that is received from the programmable voltage reference 110. For example, the programmable voltage reference 110 may be set to output a high reference voltage or a low reference voltage, depending upon the current state that is set at the latch 115 (e.g., the voltage state at the voltage reference may be the opposite state of the state set at the latch). It should be understood that the programmable voltage reference 110 may be configured to output a first voltage (e.g., high voltage) to enable a privacy setting (or other setting) and a second voltage (e.g., low voltage) to disable a privacy setting (or other setting). After outputting the reference voltage in response to receiving the voltage pulse, the programmable voltage reference 110 may adjust a reference voltage to reflect the alternate reference voltage. For example, the programmable voltage reference 110 may adjust a reference voltage to be output from the current reference voltage to the alternate reference voltage, and the adjusted reference voltage may be output by the programmable voltage reference 110 in response to receiving a next voltage pulse.
[0020] While a privacy setting is described herein, it should be understood that the programmable voltage reference 110 may be utilized to output a singular or a persistent signal or voltage to control a variety of settings, features, and/or states.
[0021] In embodiments, the voltage pulse output from the switch 105 to the latch 115 may pass through an inverter 165 that is located between the switch 105 and the latch 115.
[0022] It should be understood that the latch 115 may switch the voltage output from the first voltage output pin 120a to the second voltage output 120b (or vice versa) in response to the voltage pulse no longer being sensed by the latch 115. For example, the [0023] FIG. 2 shows an example process 200 for transitioning from a first state to a second state. A press of a button may cause the switch 105 of FIG. 1 to generate and output a voltage pulse. The voltage pulse may be received by the latch 115 of HG. 1, and in response, the latch may toggle a switch position. A current reference voltage may be output (e.g., from the programmable voltage reference 110 of FIG. 1) in response to the voltage pulse being received. The reference voltage stored at the programmable voltage reference may be adjusted.
[0024] At 205, a voltage pulse may be generated. The voltage pulse may be generated, for example, by the switch 105 in response to a press of a button at the device.
[0025] At 210, a switch position may be toggled at a latch 115 in response to receiving the voltage pulse. For example, the voltage pulse generated at 205 may be output to and received at the latch 115. In response, the latch may toggle a switch position. For example, the switch may be toggled from a first position that outputs a first voltage from the latch to a second position that outputs a second voltage from the latch, wherein the voltages are output to the programmable voltage reference 110.
[0026] At 215, a current reference voltage may be output in response to receiving the voltage pulse. The current reference voltage may be the second voltage (e.g., the voltage currently being received from the latch 115), and the current reference voltage may be output from the programmable voltage reference 110. The current reference voltage may be output from the programmable voltage reference 110 in response to a release of the switch 105 (e.g., when the voltage pulse is no longer received by the programmable voltage reference).
[0027] At 220, the reference voltage at the programmable voltage reference 110 may be adjusted. For example, the reference voltage stored at the programmable voltage reference 110 may be adjusted from the current reference voltage (i.e., the first reference voltage) to an alternate reference voltage (e.g., the voltage received from the latch 115, in this case, the second reference voltage).
[0028] FIG. 3 shows an example process 300 for transitioning from a first state to a second state in response to a switch or button being pressed. Starting at an initial state, in response to a button/switch being pressed: a current state may be locked at a volatile latch (e.g., latch 115 of FIG. 1); an alternate (inverted) state may be output from the volatile latch to an input of a programmable voltage reference 110 of FIG. 1; a pulse may begin a programming sequence in the non-volatile element (e.g., the programmable reference 110); and the new state may be stored in the non-volatile element [0029] At 305, a device may be operating in an initial state. For example, a voltage output from the programmable voltage reference 110 may control one or more settings at one or more elements of a device within which the switch 100 is integrated.
[0030] At 310, a determination may be made whether a switch at the device has been pressed. If the switch has not been pressed, the device may continue to operate at the initial state. If the switch has been pressed, the process 300 may proceed to 315.
[0031] At 315, a current state may be locked in a volatile latch 111 For example, upon receiving a voltage pulse resulting from the switch being pressed, the latch 115 may switch the output voltage from a current (i.e., first) voltage to an alternate (i.e., second) voltage.
[0032] At 320, the volatile latch 115 may output the alternate (i.e., inverted) voltage/state to an input of a programmable voltage reference 110.
[0033] At 325, a pulse may begin a programming sequence at a non-volatile element (e.g., a programmable reference 110). For example, when the switch is released, and the voltage pulse is no longer received by the programmable reference 110, the programmable reference may output the voltage that is received from the latch (e.g., the alternate voltage) to one or more logic gates.
[0034] At 330, the new state/voltage may be stored persistently in the non-volatile element (e.g., the programmable reference 110).
[0035] FIG. 4 is a block diagram of a hardware configuration 400 operable to facilitate liransitioning a device from a first state to a second state. The hardware configuration 400 can include a processor 410, a memory 420, a storage device 430, and an input/output device 440. Each of the components 410, 420, 430, and 440 can, for example, be interconnected using a system bus 450. The processor 410 can be capable of processing instructions for execution within the hardware configuration 400.
In one implementation, the processor 410 can be a single-threaded processor. In another implementation, the processor 410 can be a multi-threaded processor. The processor 410 can be capable of processing instructions stored in the memory 420 or on the storage device 430.
[0036] The memory 420 can store information within the hardware configuration 400. In one implementation, the memory 420 can be a computer-readable medium.
In one implementation, the memory 420 can be a volatile memory unit. In another implementation, the memory 420 can be a non-volatile memory unit.
[0037] In some implementations, the storage device 430 can be capable of providing mass storage for the hardware configuration 400. In one implementation, the storage device 430 can be a computer-readable medium. In various different implementations, the storage device 430 can, for example, include a hard disk device, an optical disk device, flash memory or some other large capacity storage device.
In other implementations, the storage device 430 can be a device external to the hardware configuration 400.
[0038] The input/output device 440 provides input/output operations for the hardware configuration 400. In one implementation, the input/output device 440 can include one or more of a network interface device (e.g., an Ethernet card), a serial communication device (e.g., an RS-232 port), one or more universal serial bus (USB) interfaces (e.g., a USB 2.0 port), one or more wireless interface devices (e.g, an 802.11 card), and/or one or more interfaces for outputting video and/or data services to a client device or display device associated with a client device. In another implementation, the input/output device can include driver devices configured to send communications to, and receive communications from one or more networks.
[0039] The subject matter of this disclosure, and components thereof, can be realized by instructions that upon execution cause one or more processing devices to carry out the processes and functions described above. Such instructions can, for example, comprise interpreted instructions, such as script instructions, e.g., JavaScript or ECMAScript instructions, or executable code, or other instructions stored in a computer readable medium.
[0040] Implementations of the subject matter and the functional operations described in this specification can be provided in digital electronic circuitry, or in computer software, firmware, or hardware, including the structures disclosed in this specification and their structural equivalents, or in combinations of one or more of them.
Embodiments of the subject matter described in this specification can be implemented as one or more computer program products, i.e., one or more modules of computer program instructions encoded on a tangible program carrier for execution by, or to control the operation of, data processing apparatus.
[0041] A computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including compiled or interpreted languages, or declarative or procedural languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A
computer program does not necessarily correspond to a file in a file system. A
program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub programs, or portions of code). A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network [0042] The processes and logic flows described in this specification are performed by one or more programmable processors executing one or more computer programs to perform functions by operating on input data and generating output thereby tying the process to a particular machine (e.g., a machine programmed to perform the processes described herein). The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA
(field programmable gate array) or an ASIC (application specific integrated circuit).
[0043] Computer readable media suitable for storing computer program instructions and data include all forms of non-volatile memory, media and memory devices, including by way of example semiconductor memory devices (e.g., EPROM, EEPROM, and flash memory devices); magnetic disks (e.g., internal hard disks or removable disks); magneto optical disks; and CD ROM and DVD ROM disks. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.
[0044] While this specification contains many specific implementation details, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features that may be specific to particular embodiments of particular inventions. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.
[0045] Similarly, while operations are depicted in the drawings in a particular order, this should not be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results. In certain circumstances, multitasking and parallel processing may be advantageous. Moreover, the separation of various system components in the embodiments described above should not be understood as requiring such separation in all embodiments, and it should be understood that the described program components and systems can generally be integrated together in a single software product or packaged into multiple software products.
[0046] Particular embodiments of the subject matter described in this specification have been described. Other embodiments are within the scope of the following claims.
For example, the actions recited in the claims can be performed in a different order and still achieve desirable results, unless expressly noted otherwise. As one example, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some implementations, multitasking and parallel processing may be advantageous.
Claims (18)
1. A method for transitioning from a first state of a device to a second state of the device, the method comprising:
generating a voltage pulse;
toggling a switch position at a latch in response to the voltage pulse being received at the latch, wherein the switch position is toggled from an output of a first voltage to an output of a second voltage;
outputting a current reference voltage from a programmable voltage reference element, wherein the current reference voltage comprises the second voltage; and adjusting the reference voltage at the programmable voltage reference element, wherein the reference voltage is adjusted from the first voltage to the second voltage.
generating a voltage pulse;
toggling a switch position at a latch in response to the voltage pulse being received at the latch, wherein the switch position is toggled from an output of a first voltage to an output of a second voltage;
outputting a current reference voltage from a programmable voltage reference element, wherein the current reference voltage comprises the second voltage; and adjusting the reference voltage at the programmable voltage reference element, wherein the reference voltage is adjusted from the first voltage to the second voltage.
2. The method of claim 1, wherein the voltage pulse is generated in response to a button being pressed at the device.
3. The method of claim 1, wherein the current reference voltage is output to one or more logic gates.
4. The method of claim 3, wherein the one or more logic gates control a setting at the device.
5. The method of claim 4, wherein the setting comprises a privacy setting.
6. The method of claim 1, wherein the current reference voltage is output from the programmable voltage reference element in response to the voltage pulse no longer being received at the programmable voltage reference element.
7. An electrical switch that:
generates a voltage pulse;
toggles a switch position at a latch in response to the voltage pulse being received at the latch, wherein the switch position is toggled from an output of a first voltage to an output of a second voltage;
outputs a current reference voltage from a programmable voltage reference element, wherein the current reference voltage comprises the second voltage; and adjusts the reference voltage at the programmable voltage reference element, wherein the reference voltage is adjusted from the first voltage to the second voltage.
generates a voltage pulse;
toggles a switch position at a latch in response to the voltage pulse being received at the latch, wherein the switch position is toggled from an output of a first voltage to an output of a second voltage;
outputs a current reference voltage from a programmable voltage reference element, wherein the current reference voltage comprises the second voltage; and adjusts the reference voltage at the programmable voltage reference element, wherein the reference voltage is adjusted from the first voltage to the second voltage.
8. The electrical switch of claim 7, wherein the voltage pulse is generated in response to a button being pressed.
9. The electrical switch of claim 7, wherein the current reference voltage is output to one or more logic gates.
10. The electrical switch of claim 9, wherein the one or more logic gates control a setting at one or more elements.
11. The electrical switch of claim 10, wherein the setting comprises a privacy setting.
12. The electrical switch of claim 7, wherein the current reference voltage is output from the programmable voltage reference element in response to the voltage pulse no longer being received at the programmable voltage reference element.
13. One or more non-transitory computer readable media having instructions operable to cause one or more processors to perform the operations comprising:
generating a voltage pulse;
toggling a switch position at a latch in response to the voltage pulse being received at the latch, wherein the switch position is toggled from an output of a first voltage to an output of a second voltage;
outputting a current reference voltage from a programmable voltage reference element, wherein the current reference voltage comprises the second voltage; and adjusting the reference voltage at the programmable voltage reference element, wherein the reference voltage is adjusted from the first voltage to the second voltage.
generating a voltage pulse;
toggling a switch position at a latch in response to the voltage pulse being received at the latch, wherein the switch position is toggled from an output of a first voltage to an output of a second voltage;
outputting a current reference voltage from a programmable voltage reference element, wherein the current reference voltage comprises the second voltage; and adjusting the reference voltage at the programmable voltage reference element, wherein the reference voltage is adjusted from the first voltage to the second voltage.
14. The one or more non-transitory computer readable media of claim 13, wherein the voltage pulse is generated in response to a button being pressed at the device.
15. The one or more non-transitory computer readable media of claim 13, wherein the current reference voltage is output to one or more logic gates.
16. The one or more non-transitory computer readable media of claim 15, wherein the one or more logic gates control a setting at the device.
17. The one or more non-transitory computer readable media of claim 16, wherein the setting comprises a privacy setting.
18. The one or more non-transitory computer readable media of claim 13, wherein the current reference voltage is output from the programmable voltage reference element in response to the voltage pulse no longer being received at the programmable voltage reference element.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962860838P | 2019-06-13 | 2019-06-13 | |
US62/860,838 | 2019-06-13 | ||
PCT/US2020/037737 WO2020252452A1 (en) | 2019-06-13 | 2020-06-15 | Electronic persistent switch |
Publications (1)
Publication Number | Publication Date |
---|---|
CA3133285A1 true CA3133285A1 (en) | 2020-12-17 |
Family
ID=71527919
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA3133285A Pending CA3133285A1 (en) | 2019-06-13 | 2020-06-15 | Electronic persistent switch |
Country Status (5)
Country | Link |
---|---|
US (3) | US10992292B2 (en) |
EP (1) | EP3984130A1 (en) |
CA (1) | CA3133285A1 (en) |
MX (1) | MX2021015172A (en) |
WO (1) | WO2020252452A1 (en) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10418813B1 (en) | 2017-04-01 | 2019-09-17 | Smart Power Partners LLC | Modular power adapters and methods of implementing modular power adapters |
US10996645B1 (en) | 2017-04-01 | 2021-05-04 | Smart Power Partners LLC | Modular power adapters and methods of implementing modular power adapters |
US12093004B1 (en) | 2017-04-01 | 2024-09-17 | Smart Power Partners LLC | In-wall power adapter and method of implementing an in-wall power adapter |
US12027968B2 (en) | 2017-04-01 | 2024-07-02 | John J. King | Power adapters and methods of implementing a power adapter |
US11201444B1 (en) | 2019-06-30 | 2021-12-14 | Smart Power Partners LLC | Power adapter having contact elements in a recess and method of controlling a power adapter |
US10917956B1 (en) | 2019-06-30 | 2021-02-09 | Smart Power Partners LLC | Control attachment configured to provide power to a load and method of configuring a control attachment |
US11264769B1 (en) | 2019-06-30 | 2022-03-01 | Smart Power Partners LLC | Power adapter having contact elements in a recess and method of controlling a power adapter |
US12066848B1 (en) | 2019-06-30 | 2024-08-20 | Smart Power Partners LLC | In-wall power adaper adapted to receive a control attachment and method of implementing a power adapter |
US11990712B1 (en) | 2019-06-30 | 2024-05-21 | Smart Power Partners LLC | Control attachment for a power adapter and method of implementing a control attachment |
US11231730B1 (en) | 2019-06-30 | 2022-01-25 | Smart Power Power LLC | Control attachment for a power adapter configured to control power applied to a load |
US12045071B1 (en) | 2019-06-30 | 2024-07-23 | Smart Power Partners LLC | In-wall power adapter having an outlet |
US11043768B1 (en) | 2019-06-30 | 2021-06-22 | Smart Power Partners LLC | Power adapter configured to provide power to a load and method of implementing a power adapter |
US10965068B1 (en) | 2019-06-30 | 2021-03-30 | Smart Power Partners LLC | In-wall power adapter having an outlet and method of controlling an in-wall power adapter |
US10938168B2 (en) | 2019-06-30 | 2021-03-02 | Smart Power Partners LLC | In-wall power adapter and method of controlling the application of power to a load |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4502146A (en) * | 1982-02-25 | 1985-02-26 | Antonio Nicholas F D | Adjustment of electronic ski binding circuitry |
US5581692A (en) * | 1994-09-07 | 1996-12-03 | International Business Machines Corporation | Automatic clearing of power supply fault condition in suspend system |
US5802104A (en) * | 1996-03-08 | 1998-09-01 | Vlsi Technology, Inc. | Method and apparatus for vector modulation in a communication system |
DE69612282T2 (en) * | 1996-09-17 | 2001-08-23 | Magneti Marelli S.P.A., Mailand/Milano | Circuit arrangement for controlling a signal device |
JPH11205293A (en) * | 1998-01-19 | 1999-07-30 | Mitsubishi Electric Corp | Inner clock synchronizing method/circuit |
US6489802B2 (en) * | 2001-04-10 | 2002-12-03 | Agilent Technologies, Inc. | Digital signal transition splitting method and apparatus |
US20050159122A1 (en) * | 2004-01-20 | 2005-07-21 | Mayer Robert S. | Radio with simultaneous buffering of multiple stations |
US6943511B2 (en) * | 2004-02-09 | 2005-09-13 | Mechanical Ingenuity Corp | Electronic industrial motor operator control system |
US9830964B2 (en) * | 2012-09-10 | 2017-11-28 | Texas Instruments Incorporated | Non-volatile array wakeup and backup sequencing control |
US9419590B2 (en) | 2014-01-10 | 2016-08-16 | Samsung Electronics Co., Ltd. | Low power toggle latch-based flip-flop including integrated clock gating logic |
US9713217B2 (en) * | 2015-03-25 | 2017-07-18 | Bayco Products, Inc. | Duty cycle brightness control for lighting device |
US9953774B2 (en) | 2015-06-29 | 2018-04-24 | Tao Liu | Electronic device for controlling high-voltage with multiple low-voltage switches |
US10938168B2 (en) * | 2019-06-30 | 2021-03-02 | Smart Power Partners LLC | In-wall power adapter and method of controlling the application of power to a load |
-
2020
- 2020-06-15 WO PCT/US2020/037737 patent/WO2020252452A1/en active Application Filing
- 2020-06-15 MX MX2021015172A patent/MX2021015172A/en unknown
- 2020-06-15 CA CA3133285A patent/CA3133285A1/en active Pending
- 2020-06-15 EP EP20737649.2A patent/EP3984130A1/en active Pending
- 2020-06-15 US US16/901,597 patent/US10992292B2/en active Active
-
2021
- 2021-03-22 US US17/208,123 patent/US11206013B2/en active Active
- 2021-11-12 US US17/525,225 patent/US11626866B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP3984130A1 (en) | 2022-04-20 |
MX2021015172A (en) | 2022-01-18 |
US11626866B2 (en) | 2023-04-11 |
US20200395925A1 (en) | 2020-12-17 |
US20220077847A1 (en) | 2022-03-10 |
US11206013B2 (en) | 2021-12-21 |
US20210211121A1 (en) | 2021-07-08 |
WO2020252452A1 (en) | 2020-12-17 |
US10992292B2 (en) | 2021-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10992292B2 (en) | Electronic persistent switch | |
US20170161507A1 (en) | Dual-system Electronic Apparatus and Terminal | |
EP2568407B1 (en) | Method and system for communicating with and programming a secure element | |
US9214214B2 (en) | Physically unclonable function based on the random logical state of magnetoresistive random-access memory | |
RU2584460C2 (en) | Element and circuit for storage of magnetic state | |
CN105955604A (en) | Method and device for screen capture | |
CN104581472B (en) | A kind of earphone with identity authentication function | |
EP3114690A1 (en) | Physically unclonable function circuit using resistive memory device | |
US20130232507A1 (en) | Data protection for opaque data structures | |
CN104636140A (en) | Firmware compression method and firmware decompression method and device | |
WO2019165605A1 (en) | Electronic device, battery charging method therefor, and storage medium | |
CN106126377B (en) | The method and device of system starting | |
US9304960B2 (en) | Delayed physical link activation in serial attached small computer system interface devices that utilize smart cabling | |
CN108877185A (en) | A kind of Bluetooth remote control method and circuit | |
CN112818719B (en) | Method and equipment for identifying two-dimensional code | |
CN104135757A (en) | Method and device of reducing power consumption of terminal as well as baseband chip | |
CN108604213B (en) | System and method for individually configuring dynamic random access memory sharing a common command access bus | |
CN113033761B (en) | Data processing method, device, computer equipment and storage medium | |
US20170179746A1 (en) | Battery shutdown method and device and mobile terminal | |
CN107959624B (en) | Communication relay apparatus and setting method | |
US10360041B2 (en) | Information processing method and first electronic device | |
US10395746B2 (en) | Correlated double sampling integrating circuit | |
CN112261236B (en) | Method and equipment for mute processing in multi-person voice | |
CN105335268B (en) | For controlling the method and apparatus of the NFC components in mobile equipment and mobile equipment | |
WO2017148111A1 (en) | Charging method and charging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request |
Effective date: 20220802 |
|
EEER | Examination request |
Effective date: 20220802 |
|
EEER | Examination request |
Effective date: 20220802 |
|
EEER | Examination request |
Effective date: 20220802 |
|
EEER | Examination request |
Effective date: 20220802 |