CN205828352U - 集成电路 - Google Patents

集成电路 Download PDF

Info

Publication number
CN205828352U
CN205828352U CN201620774874.7U CN201620774874U CN205828352U CN 205828352 U CN205828352 U CN 205828352U CN 201620774874 U CN201620774874 U CN 201620774874U CN 205828352 U CN205828352 U CN 205828352U
Authority
CN
China
Prior art keywords
integrated circuit
substrate
insulating regions
layer
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn - After Issue
Application number
CN201620774874.7U
Other languages
English (en)
Inventor
P·弗纳拉
C·里韦罗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Application granted granted Critical
Publication of CN205828352U publication Critical patent/CN205828352U/zh
Withdrawn - After Issue legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/22Safety or protection circuits preventing unauthorised or accidental access to memory cells
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/86Secure or tamper-resistant housings
    • G06F21/87Secure or tamper-resistant housings by means of encapsulation, e.g. for integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823892Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/57Protection from inspection, reverse engineering or tampering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/57Protection from inspection, reverse engineering or tampering
    • H01L23/576Protection from inspection, reverse engineering or tampering using active circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7846Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the lateral device isolation region, e.g. STI
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Security & Cryptography (AREA)
  • Automation & Control Theory (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)

Abstract

本公开涉及一种集成电路。该集成电路包括:半导体衬底,形成在衬底内的至少一个绝缘区域,以及检测器,检测器包括至少部分地延伸至绝缘区域中的两个导电接触,两个导电接触均具有位于绝缘区域与下方衬底区域之间的界面处的第一端部,以及第二端部,两个第二端部被设计用以连接至被配置用于递送表示两个第一端部之间的电阻值的电信号的电路。

Description

集成电路
技术领域
本实用新型涉及集成电路,并且更具体地涉及从其背面检测集成电路衬底的潜在薄化。
背景技术
必须尽可能针对攻击(特别是被设计用于发现所存储的数据的攻击)保护集成电路,特别是装备具有包含敏感信息的存储器的那些集成电路。
一个可能的攻击可以由例如借由激光束而实现的聚焦的离子束(FIB-聚焦离子束)而实现。
当由犯罪者以如此方式从其背面薄化集成电路的衬底以便尽可能靠近形成在其正面上的集成电路的部件时该攻击的效率增大。
实用新型内容
根据一个实施例及其实施方式,因此提供了一种从其背面检测集成电路的衬底的可能薄化的技术,这是易于实施的并且在所占据表面积方面是特别紧凑小型化的。
因此,应用有利地提供了由集成电路的绝缘区域、例如“浅沟槽隔离(使用缩写STI)”类型的绝缘区域所占据的空间,以便于形成导电接触,导电接触的端部将出现在下方衬底区域中,以便于能够测量表示在这两个端部之间的电阻的量。
延伸进入绝缘区域中的这两个接触的形成对于由集成电路所占据的表面区域没有影响。此外,当薄化衬底直至其非常接近或者甚至到达时,绝缘区域将导致在这两个接触之间电阻的增大,这将是易于可测量的。
同样有利的是,由与用于制造集成电路的传统方法完美地兼容的方法而提供该接触的形成。
根据一个方面,提供了一种集成电路,包括半导体衬底,形成在衬底内的例如浅沟槽隔离类型的至少一个绝缘区域,以及包括至少部分地延伸进入所述绝缘区域中的两个导电接触的检测器,每个具有位于绝缘区域与下方衬底区域之间的界面处的第一端部,以及第二端部;两个第二端部旨在连接至集成电路,优选地被并入集成电路中,被配置用于递送表示两个第一端之间电阻值的电信号。
根据一个实施例,集成电路通常包括位于衬底顶部上的电介质层(由本领域技术人员已知为用于前金属电介质的缩写PMD)以及位于电介质层顶部上的至少第一金属化层。两个导电接触继而也延伸进入电介质层中,它们的第二端部通向第一金属化层。
通常,集成电路包括从衬底突出的数个部件。这是例如用于晶体管栅极区域的情形。这些晶体管可以是具有各种栅极氧化物厚度的单栅极晶体管,或者另外是诸如用于非易失性存储器的那些(FLASH或EEPROM存储器)的双栅极晶体管。
集成电路接着通常包括刻蚀停止层(称作CESL:接触刻蚀停止层),显著地覆盖了部件的突出部分并且一方面位于所述介质层与所述绝缘区域之间并且另一方面位于衬底和所述绝缘区域之间。额外的导电接触随后通过刻蚀停止层与部件的一些突出部分以及与衬底的硅化区域(包括金属硅化物的区域)形成接触。
此外,用于标识可能的衬底薄化的所述两个导电接触也穿过所述刻蚀停止层。
更具体地,根据其中半导体衬底包括硅的一个实施例,所述刻蚀操作包括相对于硅并且相对于硅化区域的金属硅化物是选择性的、被设计用于对刻蚀停止层刻蚀的最终刻蚀步骤,该最终刻蚀步骤是也允许刻蚀绝缘区域材料的定时刻蚀工艺,刻蚀时间根据所述绝缘区域深度而确定。
本发明人实际上已经观察到,为了允许未来的接触件与硅化区域形成接触,允许对刻蚀停止层刻蚀的该最终刻蚀步骤在并不具有任何特定修改的情形下也允许刻蚀绝缘区域,以便于形成被设计用于容纳允许检测衬底的可能薄化的未来接触的孔口。
为此目的,足以确定根据绝缘区域深度的刻蚀时间,以便于使得孔口出现在与下方衬底区域的界面处。此外,因为该刻蚀相对于硅并且相对于金属硅化物是选择性的,因此额外的刻蚀时间对于硅化区域将仅具有非常有限的显著影响。
因此注意在绝缘区域内这些接触的形成优选地与集成电路中现有的传统刻蚀操作兼容并且仅要求“接触”掩模的修改。
附图说明
一旦查阅了非限定性实施例及其实施方式的详细说明并且从附图将使得本实用新型的其他优点和特征变得明显,其中:
-图1和图2是本实用新型的各个实施例及其实施方式的示意说明。
具体实施方式
在图1中,参考标记IC表示集成电路,包括例如具有P型导电性的半导体衬底SB,包括例如浅沟槽隔离(STI)类型的至少一个绝缘区域RIS,其在此处所示的示例中位于具有N导电类型的阱CS的顶部上。
衬底的顶面(或正面)FS由通常为氮化硅SiN的刻蚀停止层1(CESL层)覆盖。该层1由电介质层2覆盖,通常由本领域技术人员标注为缩写PMD,PMD将刻蚀停止层1与集成电路的互连部分的第一金属化层M1分隔,集成电路的互连部分的第一金属化层M1通常由本领域技术人员标注为缩写BEOL(用于制造线后端)。
为了能够从与其顶面或正面FS相对的其背面FA检测衬底SB的潜在薄化,集成电路IC包括检测器DT,检测器DT在此包括延伸穿过介质层2、刻蚀停止层1和绝缘区域RIS的两个导电接触C1、C2。
两个接触C1和C2分别具有两个第一端部EX11和EX21,位于在绝缘区域RIS与下方衬底区域(此处为阱CS)之间的界面处。
两个接触C1和C2也分别包括两个第二端部EX12和EX22,与第一端部相对,位于在介质层2与第一金属化层M1之间的界面处。
这两个第二端部EX12和EX22与金属化层M1的两个金属迹线PST1和PST2接触,这两个接触连接至电路3。
尽管并非不可缺少,但该电路3优选地包括在集成电路IC内。
电路3在此借由非限定性示例的方式包括比较器31,其非反相输入端连接至电压分压桥30,并且其反相输入端连接至金属迹线PST2并且因此连接至接触C2。
另一金属迹线PST1以及因此另一接触C1连接至电源电压,在此为接地GND。
比较器31将存在于金属迹线PST2上的电压与由电压分压器30提供的参考电压比较,并且递送信号S,其数值表示存在于金属迹线PST2上的电压比参考电压更低或者相反的事实。
此外,电压PST2是表示在由两个接触C1和C2以及下方衬底区域CS形成的电阻性通道中流动的电流的量,并且特别地表示该下方衬底区域的电阻。
如果衬底并未薄化,对于0.8微米量级的两个接触之间的距离L以及等于0.8μm的宽度W(对于90纳米技术而言),两个第一端部EX11和EX21之间电阻为低,例如10kΩ的量级。
相反地,如果攻击者薄化衬底SB以便于非常接近或甚至到达绝缘区域RIS,则两个第一端部EX11和EX21之间电阻显著增大(以达到例如20kΩ的数值),这接着引起迹线PST2上电压的增大以及比较器31的切换,信号S接着代表衬底的薄化。
将明显的是,在该情形中,在此并未示出的处理机构(例如逻辑电路)可以抑制集成电路的操作。
现在更特别地参照图2以便于描述接触C1和C2的一个实施例。
图2示意性示出了集成电路的其他部件,借由非限定性示例的方式诸如两个晶体管T1和T2。
晶体管T1是具有双栅极区域P1和P2的晶体管,诸如用于例如闪存或EEPROM类型的非易失性存储器中的那些。
第一栅极区域P1由第一栅极氧化物OX1与衬底隔离,并且两个栅极区域P1和P2由第二栅极氧化物OX2相互隔离。
晶体管T2是常规的晶体管,其栅极区域P1由栅极氧化物OX3与衬底隔离。
这些晶体管的源极、漏极和栅极区域传统地包括接近它们表面的金属硅化物的区域(硅化区域)ZS1、ZS2、ZS3、ZS4和ZS5。
这些硅化区域的某些区域旨在由额外的导电接触件(例如硅化区域ZS3、ZS4和ZS5)接触。
图2示出了孔口ORD1、ORD2和ORD3,其将由一个或多个导电材料(例如钨)填充,以便于形成前述的三个额外导电接触,以及示出了两个孔口OR1和OR2,两个孔口OR1和OR2旨在由相同的导电金属填充以便于形成两个导电接触C1和C2。
这些各种孔口由刻蚀步骤得到,刻蚀步骤在此包括四个等离子刻蚀操作GV1、GV2、GV3和GV4,在所采用的处理气体方面具有显著的传统特性。
传统地,由通常本领域技术人员已知为缩写BARC的抗反射层覆盖电介质层2。该抗反射层在抗蚀剂层之下,抗蚀剂层经历光刻步骤和以如此方式暴露至光而限定各个孔口ORD1-ORD3以及OR1-OR2的位置。
随后,在抗蚀剂显影之后,执行通常是等离子刻蚀的第一刻蚀GV1以便于移除抗反射层位于抗蚀剂孔洞中的那部分。
借由非限定性示例的方式,在90纳米技术中,CF4可以在约80毫托的压力下用作处理气体。
接着,执行第二刻蚀GV2,其允许刻蚀电介质层2的第一部分。
该第二刻蚀GV2是相当激进的等离子刻蚀,其在100毫托压力下使用例如CH2F2作为处理气体。
然而,该激进刻蚀在孔口中产生“柱筒(barrel)”效应;换言之,刻蚀越多,将得到越大的孔口直径。
为此原因,在选择时间之后中断该第二刻蚀GV2以由第三刻蚀GV3替换,GV3不仅将刻蚀剩余的电介质层2,而且也以如此方式聚合了孔口的侧边以便于最终获得事实上圆柱形的孔口。
借由非限定性示例的方式,C4F6可以在约45毫托的压力下选择用于该第三等离子刻蚀GV3。
当完成了这些刻蚀操作时,各个孔口通向刻蚀停止层1。
随后执行第四等离子刻蚀GV4以便于刻蚀层1,以便于通向硅化区域ZS4、ZS5和ZS3。
借由非限定性示例的方式,此次CHF3可以在约120毫托压力下用作处理气体。
该第四刻蚀GV4是定时刻蚀,其也允许如图2中所示刻蚀绝缘区域RIS的绝缘材料(例如硅的硅化物)。
刻蚀时间取决于绝缘区域的高度h,并且本领域技术人员将知晓如何将刻蚀时间以如此方式取决于刻蚀特性而调整,以使得孔口OR1和OR2达到下方的衬底区域CS。
此外,刻蚀时间的该增长事实上对于硅化区域ZS3、ZS4和ZS5不具有影响,因为该刻蚀化学剂相对于金属硅化物并相对于硅是选择性的。
为此原因,两个接触C1和C2的形成将仅要求“接触”掩模的局部修改并且刻蚀GV4的时间相对于传统刻蚀GV4而增长。

Claims (5)

1.一种集成电路,其特征在于,包括:
半导体衬底(SB),
形成在所述衬底内的至少一个绝缘区域(RIS),以及
检测器(DT),所述检测器包括至少部分地延伸至所述绝缘区域中的两个导电接触(C1,C2),所述两个导电接触均具有位于所述绝缘区域(RIS)与下方衬底区域(CS)之间的界面处的第一端部(EX11,EX21),以及第二端部(EX12,EX22),两个第二端部(EX11,EX21)被设计用以连接至被配置用于递送表示两个第一端部(EX11,EX21)之间的电阻值的电信号(S)的电路(3)。
2.根据权利要求1所述的集成电路,其特征在于,进一步包括位于所述衬底的顶部上的电介质层(2),以及位于所述电介质层的顶部上的至少第一金属化层(M1),所述两个导电接触(C1,C2)也延伸至所述电介质层中,它们的第二端部通向所述第一金属化层。
3.根据权利要求2所述的集成电路,其特征在于,进一步包括从所述衬底的表面突出的若干部件(T1,T2),覆盖所述部件的突出部分并且位于所述电介质层(2)与所述衬底(SB)和所述绝缘区域(RIS)之间的刻蚀停止层(1),额外的导电接触与所述部件的所述突出部分接触、并且通过所述刻蚀停止层(1)与所述衬底的硅化区域(ZS3,ZS4,ZS5)接触,并且所述两个导电接触(C1,C2)也穿过所述刻蚀停止层(1)。
4.根据权利要求1至3中任一项所述的集成电路,其特征在于,所述至少一个绝缘区域(RIS)是浅沟槽隔离。
5.根据权利要求1至3中任一项所述的集成电路,其特征在于,所述电路(3)被并入所述集成电路中。
CN201620774874.7U 2016-02-22 2016-07-21 集成电路 Withdrawn - After Issue CN205828352U (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1651424A FR3048103B1 (fr) 2016-02-22 2016-02-22 Procede de detection d'un amincissement du substrat semi-conducteur d'un circuit integre depuis sa face arriere et circuit integre correspondant
FR1651424 2016-02-22

Publications (1)

Publication Number Publication Date
CN205828352U true CN205828352U (zh) 2016-12-21

Family

ID=56137436

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201610579779.6A Active CN107104062B (zh) 2016-02-22 2016-07-21 用于从其背面检测集成电路的半导体衬底的薄化的方法和对应的集成电路
CN201620774874.7U Withdrawn - After Issue CN205828352U (zh) 2016-02-22 2016-07-21 集成电路

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201610579779.6A Active CN107104062B (zh) 2016-02-22 2016-07-21 用于从其背面检测集成电路的半导体衬底的薄化的方法和对应的集成电路

Country Status (4)

Country Link
US (3) US9916902B2 (zh)
CN (2) CN107104062B (zh)
DE (1) DE102016116228A1 (zh)
FR (1) FR3048103B1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107104062A (zh) * 2016-02-22 2017-08-29 意法半导体(鲁塞)公司 用于从其背面检测集成电路的半导体衬底的薄化的方法和对应的集成电路
FR3069954A1 (fr) * 2017-08-01 2019-02-08 Stmicroelectronics (Rousset) Sas Procede de detection d'un amincissement du substrat d'un circuit integre par sa face arriere, et circuit integre associe

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3063385B1 (fr) 2017-02-28 2019-04-26 Stmicroelectronics (Rousset) Sas Circuit integre avec detection d'amincissement par la face arriere et condensateurs de decouplage
FR3077678B1 (fr) 2018-02-07 2022-10-21 St Microelectronics Rousset Procede de detection d'une atteinte a l'integrite d'un substrat semi-conducteur d'un circuit integre depuis sa face arriere, et dispositif correspondant
FR3096175B1 (fr) * 2019-05-13 2021-05-07 St Microelectronics Rousset Procédé de détection d’une atteinte éventuelle à l’intégrité d’un substrat semi-conducteur d’un circuit intégré depuis sa face arrière, et circuit intégré correspondant
FR3115631B1 (fr) * 2020-10-23 2022-11-04 St Microelectronics Crolles 2 Sas Composant semiconducteur de circuit intégré

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4600707B2 (ja) * 2000-08-31 2010-12-15 信越半導体株式会社 半導体シリコン基板の抵抗率測定方法、半導体シリコン基板の導電型判定方法、及び半導体シリコン基板の製造方法
DE10140045B4 (de) * 2001-08-16 2006-05-04 Infineon Technologies Ag IC-Chip mit Schutzstruktur
KR100669644B1 (ko) * 2003-08-02 2007-01-15 동부일렉트로닉스 주식회사 화학기계적연마 장치 및 방법
CA2598307C (en) * 2005-02-26 2014-12-30 Basf Plant Science Gmbh Expression cassettes for seed-preferential expression in plants
JP2008010474A (ja) * 2006-06-27 2008-01-17 Canon Inc 記録ヘッド及び該記録ヘッドを用いた記録装置
TW200842318A (en) * 2007-04-24 2008-11-01 Nanya Technology Corp Method for measuring thin film thickness
US8143705B2 (en) 2007-08-02 2012-03-27 Nxp B.V. Tamper-resistant semiconductor device and methods of manufacturing thereof
FR2946775A1 (fr) * 2009-06-15 2010-12-17 St Microelectronics Rousset Dispositif de detection d'amincissement du substrat d'une puce de circuit integre
JP5434360B2 (ja) 2009-08-20 2014-03-05 ソニー株式会社 半導体装置及びその製造方法
FR2986356B1 (fr) * 2012-01-27 2014-02-28 St Microelectronics Rousset Dispositif de protection d'un circuit integre contre des attaques en face arriere
CN105845544B (zh) * 2015-01-14 2021-02-19 中芯国际集成电路制造(上海)有限公司 一种半导体器件的制造方法和电子装置
FR3048103B1 (fr) * 2016-02-22 2018-03-23 Stmicroelectronics (Rousset) Sas Procede de detection d'un amincissement du substrat semi-conducteur d'un circuit integre depuis sa face arriere et circuit integre correspondant

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107104062A (zh) * 2016-02-22 2017-08-29 意法半导体(鲁塞)公司 用于从其背面检测集成电路的半导体衬底的薄化的方法和对应的集成电路
US10580498B2 (en) 2016-02-22 2020-03-03 Stmicroelectronics (Rousset) Sas Method for detecting a thinning of the semiconductor substrate of an integrated circuit from its back face and corresponding integrated circuit
US10878918B2 (en) 2016-02-22 2020-12-29 Stmicroelectronics (Rousset) Sas Method for detecting a thinning of the semiconductor substrate of an integrated circuit from its back face and corresponding integrated circuit
CN107104062B (zh) * 2016-02-22 2021-04-06 意法半导体(鲁塞)公司 用于从其背面检测集成电路的半导体衬底的薄化的方法和对应的集成电路
FR3069954A1 (fr) * 2017-08-01 2019-02-08 Stmicroelectronics (Rousset) Sas Procede de detection d'un amincissement du substrat d'un circuit integre par sa face arriere, et circuit integre associe
US10770409B2 (en) 2017-08-01 2020-09-08 Stmicroelectronics (Rousset) Sas Method for detecting thinning of the substrate of an integrated circuit from its back side, and associated integrated circuit

Also Published As

Publication number Publication date
US10878918B2 (en) 2020-12-29
DE102016116228A1 (de) 2017-08-24
FR3048103B1 (fr) 2018-03-23
US20180158530A1 (en) 2018-06-07
US20200160916A1 (en) 2020-05-21
US9916902B2 (en) 2018-03-13
US10580498B2 (en) 2020-03-03
FR3048103A1 (fr) 2017-08-25
US20170243652A1 (en) 2017-08-24
CN107104062A (zh) 2017-08-29
CN107104062B (zh) 2021-04-06

Similar Documents

Publication Publication Date Title
CN205828352U (zh) 集成电路
CN103137554B (zh) 形成半导体装置的方法
US7301216B2 (en) Fuse structure
US8278730B2 (en) High voltage resistance coupling structure
CN107195581A (zh) 到栅极的完全自对准的接触
JP2009517884A (ja) ダミービアの供給によりメタライゼーション層の密着性を向上させる技術
US20090283853A1 (en) Programmable Devices and Methods of Manufacture Thereof
CN110100307A (zh) 三维存储器件及其制作方法
KR100672160B1 (ko) 플래쉬 메모리 소자의 레지스터 형성방법
CN109727912A (zh) 一种内嵌式触控阵列基板及其制造方法
US10204859B2 (en) Interconnect structure and fabricating method thereof
CN102290330B (zh) 一种电容结构的形成方法
CN104659013A (zh) 电熔丝结构及半导体器件
JPH11145281A (ja) 半導体装置の製造方法
JPH11163287A (ja) 半導体記憶装置とその製造方法
CN102800655B (zh) 测试布局结构
CN105390432B (zh) 致使对集成电路的逆向工程更加困难的集成电路制造方法、以及对应的集成电路
CN104701295B (zh) 电熔丝结构及其形成方法
KR20180115548A (ko) 반도체 장치의 퓨즈 및 그 형성 방법
CN101295673B (zh) 一种形成位线接触插塞的方法与晶体管结构
JP2012054503A (ja) 半導体装置とその製造方法
CN114242595A (zh) Soi-ldmos结构的制作方法及其结构
KR100390827B1 (ko) 반도체소자에서의 콘택 플러그간의 단락 여부 확인을 위한 테스트 패턴 및 그 제조방법
KR100763679B1 (ko) 반도체 소자의 포토레지스트 패턴 제거 방법
KR20080062011A (ko) 반도체 소자의 제조방법

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Granted publication date: 20161221

Effective date of abandoning: 20210406

AV01 Patent right actively abandoned

Granted publication date: 20161221

Effective date of abandoning: 20210406

AV01 Patent right actively abandoned
AV01 Patent right actively abandoned