CN1993819B - 形成导热性改善的应变硅材料的方法 - Google Patents

形成导热性改善的应变硅材料的方法 Download PDF

Info

Publication number
CN1993819B
CN1993819B CN2005800260741A CN200580026074A CN1993819B CN 1993819 B CN1993819 B CN 1993819B CN 2005800260741 A CN2005800260741 A CN 2005800260741A CN 200580026074 A CN200580026074 A CN 200580026074A CN 1993819 B CN1993819 B CN 1993819B
Authority
CN
China
Prior art keywords
layer
sige
substrate
alloy
thermal conductivity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2005800260741A
Other languages
English (en)
Chinese (zh)
Other versions
CN1993819A (zh
Inventor
斯蒂芬·W.·贝戴尔
陈华杰
基思·福格尔
赖安·M.·米切尔
德温德拉·K.·萨达纳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Core Usa Second LLC
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1993819A publication Critical patent/CN1993819A/zh
Application granted granted Critical
Publication of CN1993819B publication Critical patent/CN1993819B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/751—Insulated-gate field-effect transistors [IGFET] having composition variations in the channel regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H01L21/02507—Alternating layers, e.g. superlattice
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Recrystallisation Techniques (AREA)
CN2005800260741A 2004-08-05 2005-08-04 形成导热性改善的应变硅材料的方法 Expired - Fee Related CN1993819B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/710,826 2004-08-05
US10/710,826 US7247546B2 (en) 2004-08-05 2004-08-05 Method of forming strained silicon materials with improved thermal conductivity
PCT/US2005/027691 WO2006017640A1 (en) 2004-08-05 2005-08-04 Method of forming strained silicon materials with improved thermal conductivity

Publications (2)

Publication Number Publication Date
CN1993819A CN1993819A (zh) 2007-07-04
CN1993819B true CN1993819B (zh) 2011-07-20

Family

ID=35756559

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2005800260741A Expired - Fee Related CN1993819B (zh) 2004-08-05 2005-08-04 形成导热性改善的应变硅材料的方法

Country Status (7)

Country Link
US (1) US7247546B2 (enExample)
EP (1) EP1790003A4 (enExample)
JP (1) JP5039920B2 (enExample)
KR (1) KR101063698B1 (enExample)
CN (1) CN1993819B (enExample)
TW (1) TWI377603B (enExample)
WO (1) WO2006017640A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7586116B2 (en) 2003-06-26 2009-09-08 Mears Technologies, Inc. Semiconductor device having a semiconductor-on-insulator configuration and a superlattice
CA2650489A1 (en) * 2006-05-05 2007-11-15 Mears Technologies, Inc. Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods
JP5004072B2 (ja) * 2006-05-17 2012-08-22 学校法人慶應義塾 イオン照射効果評価方法、プロセスシミュレータ及びデバイスシミュレータ
US7442599B2 (en) * 2006-09-15 2008-10-28 Sharp Laboratories Of America, Inc. Silicon/germanium superlattice thermal sensor
DE102007002744B4 (de) * 2007-01-18 2011-11-17 Infineon Technologies Austria Ag Halbleiterbauelement
US20090166770A1 (en) * 2008-01-02 2009-07-02 International Business Machines Corporation Method of fabricating gate electrode for gate of mosfet and structure thereof
TWI582836B (zh) 2010-02-26 2017-05-11 恩特葛瑞斯股份有限公司 用以增進離子植入系統中之離子源的壽命及性能之方法與設備
US8779383B2 (en) * 2010-02-26 2014-07-15 Advanced Technology Materials, Inc. Enriched silicon precursor compositions and apparatus and processes for utilizing same
CN102254954A (zh) * 2011-08-19 2011-11-23 中国科学院上海微系统与信息技术研究所 含有数字合金位错隔离层的大失配外延缓冲层结构及制备
CN102347267B (zh) * 2011-10-24 2013-06-19 中国科学院上海微系统与信息技术研究所 一种利用超晶格结构材料制备的高质量sgoi及其制备方法
US8518807B1 (en) * 2012-06-22 2013-08-27 International Business Machines Corporation Radiation hardened SOI structure and method of making same
US20140220771A1 (en) * 2013-02-05 2014-08-07 National Tsing Hua University Worm memory device and process of manufacturing the same
US8993457B1 (en) * 2014-02-06 2015-03-31 Cypress Semiconductor Corporation Method of fabricating a charge-trapping gate stack using a CMOS process flow
US10168459B2 (en) * 2016-11-30 2019-01-01 Viavi Solutions Inc. Silicon-germanium based optical filter
US10322873B2 (en) * 2016-12-28 2019-06-18 Omachron Intellectual Property Inc. Dust and allergen control for surface cleaning apparatus
CN109950153B (zh) * 2019-03-08 2022-03-04 中国科学院微电子研究所 半导体结构与其制作方法
JP7422955B1 (ja) * 2023-04-11 2024-01-26 三菱電機株式会社 半導体受光素子及び半導体受光素子の製造方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6043517A (en) * 1997-04-05 2000-03-28 Daimler-Benz Ag SiGe photodetector with high efficiency
US20040004271A1 (en) * 2002-07-01 2004-01-08 Fujitsu Limited Semiconductor substrate and method for fabricating the same
CN1492476A (zh) * 2002-07-16 2004-04-28 国际商业机器公司 制造绝缘体上硅锗衬底材料的方法以及该衬底
US20040140531A1 (en) * 2002-11-29 2004-07-22 Max-Planck-Gesellschaft Zur Forderung Der Wissenschaften E.V., A German Corporation Semiconductor structure for use in the near infrared region and a method of manufacturing this semiconductor structure

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0319211A (ja) * 1989-06-15 1991-01-28 Fujitsu Ltd 化学気相成長装置
JPH04335519A (ja) * 1991-05-13 1992-11-24 Fujitsu Ltd 半導体結晶の製造方法
CA2062134C (en) * 1991-05-31 1997-03-25 Ibm Low Defect Densiry/Arbitrary Lattice Constant Heteroepitaxial Layers
KR0168348B1 (ko) * 1995-05-11 1999-02-01 김광호 Soi 기판의 제조방법
US6154475A (en) * 1997-12-04 2000-11-28 The United States Of America As Represented By The Secretary Of The Air Force Silicon-based strain-symmetrized GE-SI quantum lasers
US6940089B2 (en) * 2001-04-04 2005-09-06 Massachusetts Institute Of Technology Semiconductor device structure
US6867459B2 (en) * 2001-07-05 2005-03-15 Isonics Corporation Isotopically pure silicon-on-insulator wafers and method of making same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6043517A (en) * 1997-04-05 2000-03-28 Daimler-Benz Ag SiGe photodetector with high efficiency
US20040004271A1 (en) * 2002-07-01 2004-01-08 Fujitsu Limited Semiconductor substrate and method for fabricating the same
CN1492476A (zh) * 2002-07-16 2004-04-28 国际商业机器公司 制造绝缘体上硅锗衬底材料的方法以及该衬底
US20040140531A1 (en) * 2002-11-29 2004-07-22 Max-Planck-Gesellschaft Zur Forderung Der Wissenschaften E.V., A German Corporation Semiconductor structure for use in the near infrared region and a method of manufacturing this semiconductor structure

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
A C CHURCHILL.Optical Etalon Effectsand Electronic StructureinSilicon-Germanium 4 Monolayer: 4 Monolayer Strained Layer.Semicond.Sci.Technol6 1.1991,6(1),18-26.
A C CHURCHILL.Optical Etalon Effectsand Electronic StructureinSilicon-Germanium 4 Monolayer: 4 Monolayer Strained Layer.Semicond.Sci.Technol6 1.1991,6(1),18-26. *
US 20040004271 A1,说明书第101-113段.

Also Published As

Publication number Publication date
WO2006017640B1 (en) 2006-04-27
CN1993819A (zh) 2007-07-04
TW200607007A (en) 2006-02-16
EP1790003A4 (en) 2011-01-12
KR101063698B1 (ko) 2011-09-07
JP5039920B2 (ja) 2012-10-03
WO2006017640A1 (en) 2006-02-16
EP1790003A1 (en) 2007-05-30
US7247546B2 (en) 2007-07-24
TWI377603B (en) 2012-11-21
US20060027808A1 (en) 2006-02-09
KR20070042987A (ko) 2007-04-24
JP2008509562A (ja) 2008-03-27

Similar Documents

Publication Publication Date Title
CN1993819B (zh) 形成导热性改善的应变硅材料的方法
CN100511720C (zh) 采用硅-锗和硅-碳合金的异质结场效应晶体管
US9934964B2 (en) Semiconductor heterostructures having reduced dislocation pile-ups and related methods
Meyerson et al. Cooperative growth phenomena in silicon/germanium low‐temperature epitaxy
CN100370586C (zh) 通过离子注入和热退火获得的在Si或绝缘体上硅衬底上的弛豫SiGe层
JP2011142325A (ja) Ｃｍｏｓ用歪トランジスタの集積化
JP2004538634A (ja) ひずみ層を有する半導体基板及びその形成方法
CN101501818A (zh) 利用中间退火制造包括能带工程超晶格的半导体器件的方法
TW200528590A (en) Structure of strain relaxed thin Si/Ge epitaxial layer and fabricating method thereof
TW200917377A (en) Stressor for engineered strain on channel
JP2013141007A (ja) ＳｉＧｅへテロ接合バイポーラ・トランジスタにおける移動度の向上
CN102104067A (zh) 一种外延生长源/漏区的晶体管及制造方法
TW202249280A (zh) 包含超晶格及富集矽２８磊晶層之半導體元件及相關方法
JP2006191112A (ja) シリコン−ゲルマニウム層を備えた半導体ウェハ及びその製造方法
JP2004363510A (ja) 半導体基板の製造方法
JP2004055943A (ja) 半導体装置とその製造方法
TWI242237B (en) A manufacturing method and structure for relation strained sige
JPH09278597A (ja) 混晶半導体
Willander et al. Silicon-germanium strained layers and heterostructures: semi-conductor and semi-metals series
TWI226679B (en) Method for fabricating strained multi-layer structure
JP2025167643A (ja) Ｇｅ含有基板及びＧｅ含有基板の製造方法
TW202543418A (zh) 包含具超晶格層的化合物半導體材料的半導體元件
TW202541631A (zh) 在超晶格層上方具有ｉｉｉ族氮化物區和矽元件區的半導體元件及相關方法
WO2025155700A1 (en) Method for making semiconductor device including an enriched silicon 28 epitaxial layer
JP2003133548A (ja) 半導体基板及び電界効果型トランジスタ並びにこれらの製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20171204

Address after: Grand Cayman, Cayman Islands

Patentee after: GLOBALFOUNDRIES INC.

Address before: American New York

Patentee before: Core USA second LLC

Effective date of registration: 20171204

Address after: American New York

Patentee after: Core USA second LLC

Address before: American New York

Patentee before: International Business Machines Corp.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110720