CN1691292B - 用于制造半导体器件的方法和电子器件 - Google Patents

用于制造半导体器件的方法和电子器件 Download PDF

Info

Publication number
CN1691292B
CN1691292B CN2005100684632A CN200510068463A CN1691292B CN 1691292 B CN1691292 B CN 1691292B CN 2005100684632 A CN2005100684632 A CN 2005100684632A CN 200510068463 A CN200510068463 A CN 200510068463A CN 1691292 B CN1691292 B CN 1691292B
Authority
CN
China
Prior art keywords
conductive layer
mask
etching
product
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2005100684632A
Other languages
English (en)
Chinese (zh)
Other versions
CN1691292A (zh
Inventor
冈本悟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Publication of CN1691292A publication Critical patent/CN1691292A/zh
Application granted granted Critical
Publication of CN1691292B publication Critical patent/CN1691292B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0231—Manufacture or treatment of multiple TFTs using masks, e.g. half-tone masks
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/02—Electroplating of selected surface areas
    • C25D5/022—Electroplating of selected surface areas using masking means
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H10D30/6715—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes characterised by the doping profiles, e.g. having lightly-doped source or drain extensions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00—Cleaning of wafers, substrates or parts of devices
    • H10P70/20—Cleaning during device manufacture
    • H10P70/27—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers
    • H10P70/273—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers the processing being a delineation of conductive layers, e.g. by RIE

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
CN2005100684632A 2004-04-28 2005-04-28 用于制造半导体器件的方法和电子器件 Expired - Fee Related CN1691292B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP132677/04 2004-04-28
JP2004132677A JP4519512B2 (ja) 2004-04-28 2004-04-28 半導体装置の作製方法、除去方法

Publications (2)

Publication Number Publication Date
CN1691292A CN1691292A (zh) 2005-11-02
CN1691292B true CN1691292B (zh) 2011-01-12

Family

ID=35185970

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2005100684632A Expired - Fee Related CN1691292B (zh) 2004-04-28 2005-04-28 用于制造半导体器件的方法和电子器件

Country Status (3)

Country Link
US (1) US7432211B2 (https=)
JP (1) JP4519512B2 (https=)
CN (1) CN1691292B (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5352081B2 (ja) 2006-12-20 2013-11-27 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2009033727A (ja) * 2007-06-22 2009-02-12 Semiconductor Energy Lab Co Ltd 半導体装置
CN104485336B (zh) 2009-10-21 2018-01-02 株式会社半导体能源研究所 半导体器件
WO2024197615A1 (zh) * 2023-03-29 2024-10-03 京东方科技集团股份有限公司 金属网格的制备方法和天线的制备方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1124406A (zh) * 1994-07-28 1996-06-12 现代电子产业株式会社 形成半导体器件图形的方法
US6461923B1 (en) * 1999-08-18 2002-10-08 Advanced Micro Devices, Inc. Sidewall spacer etch process for improved silicide formation

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5298112A (en) * 1987-08-28 1994-03-29 Kabushiki Kaisha Toshiba Method for removing composite attached to material by dry etching
JPH065563A (ja) 1992-06-19 1994-01-14 Oki Electric Ind Co Ltd レジストのアッシング方法
US5427622A (en) * 1993-02-12 1995-06-27 International Business Machines Corporation Method for uniform cleaning of wafers using megasonic energy
US5387556A (en) * 1993-02-24 1995-02-07 Applied Materials, Inc. Etching aluminum and its alloys using HC1, C1-containing etchant and N.sub.2
JPH07326609A (ja) * 1994-04-07 1995-12-12 Matsushita Electron Corp 半導体装置の製造方法
JPH08181148A (ja) * 1994-12-27 1996-07-12 Kawasaki Steel Corp 半導体装置の製造方法
IL115931A0 (en) * 1995-11-09 1996-01-31 Oramir Semiconductor Ltd Laser stripping improvement by modified gas composition
US6004839A (en) * 1996-01-17 1999-12-21 Nec Corporation Semiconductor device with conductive plugs
JPH09213703A (ja) 1996-02-05 1997-08-15 Matsushita Electron Corp 半導体装置の製造方法
JPH09213704A (ja) * 1996-02-05 1997-08-15 Mitsubishi Gas Chem Co Inc 半導体装置の製造方法
JP3574270B2 (ja) 1996-04-17 2004-10-06 三菱電機株式会社 Ａｌテーパドライエッチング方法
TW376547B (en) * 1997-03-27 1999-12-11 Matsushita Electric Industrial Co Ltd Method and apparatus for plasma processing
JPH10303197A (ja) * 1997-04-24 1998-11-13 Matsushita Electron Corp 半導体装置の製造方法
US6033993A (en) * 1997-09-23 2000-03-07 Olin Microelectronic Chemicals, Inc. Process for removing residues from a semiconductor substrate
KR100252889B1 (ko) * 1997-11-14 2000-04-15 김영환 백금식각방법
KR100269323B1 (ko) * 1998-01-16 2000-10-16 윤종용 반도체장치의백금막식각방법
US6136515A (en) * 1998-06-30 2000-10-24 United Integrated Circuits Corp. Method for removing photoresist in metallization process
AUPP590798A0 (en) * 1998-09-14 1998-10-08 Commonwealth Scientific And Industrial Research Organisation Method of manufacture of high temperature superconductors
JP4165845B2 (ja) * 1998-12-07 2008-10-15 株式会社エフオーアイ 表面処理方法および洗浄装置
JP3257533B2 (ja) * 1999-01-25 2002-02-18 日本電気株式会社 無機反射防止膜を使った配線形成方法
EP1049167A3 (en) * 1999-04-30 2007-10-24 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2001035808A (ja) * 1999-07-22 2001-02-09 Semiconductor Energy Lab Co Ltd 配線およびその作製方法、この配線を備えた半導体装置、ドライエッチング方法
US6475966B1 (en) * 2000-02-25 2002-11-05 Shipley Company, L.L.C. Plasma etching residue removal
JP4717295B2 (ja) * 2000-10-04 2011-07-06 株式会社半導体エネルギー研究所 ドライエッチング装置及びエッチング方法
JP2003152108A (ja) * 2002-08-22 2003-05-23 Hitachi Ltd 半導体集積回路装置の製造方法
JP4683817B2 (ja) * 2002-09-27 2011-05-18 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6989358B2 (en) * 2002-10-31 2006-01-24 Advanced Technology Materials, Inc. Supercritical carbon dioxide/chemical formulation for removal of photoresists
US7485579B2 (en) * 2002-12-13 2009-02-03 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
CN100339957C (zh) * 2003-10-24 2007-09-26 上海宏力半导体制造有限公司 在金属层蚀刻后移除光阻的方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1124406A (zh) * 1994-07-28 1996-06-12 现代电子产业株式会社 形成半导体器件图形的方法
US6461923B1 (en) * 1999-08-18 2002-10-08 Advanced Micro Devices, Inc. Sidewall spacer etch process for improved silicide formation

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开平9-213703A 1997.08.15

Also Published As

Publication number Publication date
CN1691292A (zh) 2005-11-02
US7432211B2 (en) 2008-10-07
JP2005317699A (ja) 2005-11-10
JP4519512B2 (ja) 2010-08-04
US20050241952A1 (en) 2005-11-03

Similar Documents

Publication Publication Date Title
JP2022105615A (ja) 半導体装置
CN101114613B (zh) 制造有源矩阵基板的方法
TW200820352A (en) Method of manufacturing a thin-film transistor substrate
WO2019041858A1 (zh) 刻蚀方法、薄膜晶体管的制造方法、工艺设备、显示装置
TW564489B (en) Method for improving contact hole patterning
JP5622512B2 (ja) 半導体装置の製造方法
US7875419B2 (en) Method for removing resist pattern and method for manufacturing semiconductor device
CN102455591A (zh) 薄膜图案和阵列基板的制造方法
CN1691292B (zh) 用于制造半导体器件的方法和电子器件
US7928013B1 (en) Display panel and rework method of gate insulating layer of thin film transistor
JP5866088B2 (ja) Ｓｏｉ基板の作製方法
TW200522190A (en) Wet cleaning method to eliminate copper corrosion
KR20030091690A (ko) 박막 트랜지스터 제조 방법
KR100905052B1 (ko) 몰리브덴/구리 배선의 제조 방법
TW200822208A (en) Method and system for manufacturing semiconductor device, computer storage medium, and storage medium for storing the processing recipe
JP2003236481A (ja) 洗浄方法、洗浄装置ならびに半導体装置の製造方法およびアクティブマトリックス型表示装置の製造方法
JP4364601B2 (ja) 半導体装置の作製方法
US7078160B2 (en) Selective surface exposure, cleans, and conditioning of the germanium film in a Ge photodetector
JPH11233780A (ja) 半導体素子の製造方法と液晶表示パネル
CN113690312A (zh) 半导体结构及半导体结构的形成方法
JP4248987B2 (ja) アレイ基板の製造方法
KR100551336B1 (ko) 반도체 소자의 살리사이드 형성 방법
JP4613535B2 (ja) レジスト除去方法
JP2006024823A (ja) レジスト除去方法
JP2009267296A (ja) 金属配線の製造方法、ｔｆｔの製造方法、及びそれを用いて製造されたｔｆｔ

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110112

Termination date: 20180428

CF01 Termination of patent right due to non-payment of annual fee