CN1263690A - 压接连接衬底、液晶装置及电子设备 - Google Patents

压接连接衬底、液晶装置及电子设备 Download PDF

Info

Publication number
CN1263690A
CN1263690A CN99800511A CN99800511A CN1263690A CN 1263690 A CN1263690 A CN 1263690A CN 99800511 A CN99800511 A CN 99800511A CN 99800511 A CN99800511 A CN 99800511A CN 1263690 A CN1263690 A CN 1263690A
Authority
CN
China
Prior art keywords
substrate
crimping
mentioned
liquid
connects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN99800511A
Other languages
English (en)
Other versions
CN1166265C (zh
Inventor
内山宪治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
BOE Technology HK Ltd
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of CN1263690A publication Critical patent/CN1263690A/zh
Application granted granted Critical
Publication of CN1166265C publication Critical patent/CN1166265C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions
    • G09G3/16—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions by control of light from an independent source
    • G09G3/18—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions by control of light from an independent source using liquid crystals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H05K3/361—Assembling flexible printed circuits with other printed circuits
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09672—Superposed layout, i.e. in different planes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0195—Tool for a process not provided for in H05K3/00, e.g. tool for handling objects using suction, for deforming objects, for applying local pressure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Theoretical Computer Science (AREA)
  • Combinations Of Printed Boards (AREA)
  • Wire Bonding (AREA)
  • Liquid Crystal (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

在结构为形成多个配线层的压接连接衬底中,在压接连接衬底的压接侧表面上形成并与相对侧端子实现导电连接的衬底侧端子的背面侧所对应的位置上形成与背面配线图案具有大致相同的厚度的高低平面差补偿用图案。由于在压接处理过程中进行加压时在衬底侧端子上施加均匀的压力,所以能够稳定地获得连接可靠性高的压接连接结构。

Description

压接连接衬底、液晶装置及电子设备
技术领域
本发明涉及通过压接与其他构件连接的压接连接衬底。本发明还涉及在结构上包含该压接连接衬底的液晶装置。此外，本发明还涉及在结构上包含该液晶装置的电子设备。
背景技术
目前，在携带式电话机、携带式信息终端等各种电子设备中，广泛地应用着液晶装置。在大多数情况下，该液晶装置用于显示文字、数字、图案等可视信息。
液晶装置，在结构上一般包含彼此相对的衬底及在该两个衬底之间封入的液晶。此外，在该液晶装置中，有时将压接连接衬底与该两个衬底或其中任何一个衬底连接。该压接连接衬底，具有为驱动液晶装置所需的驱动电路，在该驱动电路上，安装IC芯片、无源元件芯片部件等，并形成为连接这些元件所需的配线图案。此外，在该压接连接衬底的适当部位，还形成与液晶装置侧的端子实现导电连接的衬底侧端子。
用于使压接连接衬底上的衬底侧端子与在液晶装置的衬底上形成的端子(即，相对侧端子)实现导电连接的压接处理，通常按如下方式进行，即，在将ACF(Anisotropic Conductive Film：各向异性导电膜)、ACP(Anisotropic Conductive Paste：各向异性导电糊剂)、ACA(Anisotropic Conductive Adhesive：各向异性导电粘着剂)等各向异性导电粘着剂夹在压接连接衬底与液晶装置的衬底之间的状态下，用压接工具对该粘着剂进行加热和加压。
可是，对上述压接连接衬底，可以考虑单面配线型、双面配线型及多层配线型等各种配线形态。所谓单面配线型，就是将上述驱动电路、配线图案及衬底侧端子等全部都在衬底的单面上形成的配线形态。所谓双面配线型，就是将上述驱动电路、配线图案及衬底侧端子等分别配置在衬底的正反两面上并根据需要通过导电性通孔使各部分导通的配线形态。而所谓多层配线型，就是将形成了驱动电路、配线图案等的多个配线层在中间夹入绝缘层的状态下反复层叠并根据需要通过导电性通孔使各层导通的配线形态。
图8示出用ACF51通过压接将双面配线型的压接连接衬底53与压接对象物52连接时的状态。在图中，一边用压接工具55将配置在压接对象物52和压接连接衬底53之间的ACF51加热到规定温度，一边进一步以压力F加压，从而使ACF1在加压下固化，并由此将压接对象物52与压接连接衬底53相互压接在一起。借助于这种压接处理，使在压接连接衬底53上形成的多个凸台54通过ACF51内的导电粒子59分别与压接对象物52的凸起56实现导电连接。
但是，对于上述现有的双面配线型压接连接衬底53，在压接侧表面上形成凸台54等衬底侧端子，而在压接侧表面的相反一侧的面上形成背面配线图案58。因此，在多个凸台54中混有两种凸台，即位置与背面配线图案58重合的凸台54a及位置与背面配线图案58不重合的凸台54b。
当用压接工具55对这种压接连接衬底53进行压接处理时，在位置与背面配线图案58重合的凸台54a上将施加很大的加压力，而与之相反，在位置与背面配线图案58不重合的凸台54b上所施加的压力就不够了。在这种情况下，将使多个凸起56与多个凸台54之间的连接在局部上变得不充分，因而使两者之间的连接可靠性显著降低。
图8所示的连接结构体。采用结构为在衬底的正反两面形成配线层的双面配线型压接连接衬底53，但对于结构为将多个配线层重叠后形成的多层配线型压接连接衬底，也存在着同样的问题。
本发明的目的在于，像双面配线型压接连接衬底或多层配线型压接连接衬底等那样在结构上将多个配线层重叠后形成的压接连接衬底中，能稳定地获得连接可靠性高的压接连接结构。
发明的公开
本发明的压接连接衬底，通过压接与备有相对侧端子的压接对象物连接，并具有与上述压接对象物连接的压接侧表面、在该压接侧表面上形成并与上述相对侧端子实现导电连接的衬底侧端子、及在上述压接侧表面的相反一侧的面上形成的背面配线图案，该压接连接衬底的特征在于：在上述相反一侧的面内，在与上述衬底侧端子的背面侧对应的位置上形成与上述配线图案具有大致相同的厚度的高低平面差补偿用图案。
在上述的本发明中，例如，如图5所示，在将压接连接衬底3压接于压接对象物2时，将ACF等连接材料1夹在中间，然后，一边对该连接材料1进行加热，一边以压力F对压接连接衬底3和压接对象物2两者进行加压。这时，可以使在压接连接衬底3的压接侧表面上形成的衬底侧端子4与在压接对象物2上形成的相对侧端子6进行导电连接。
按照本发明，在压接连接衬底3的压接侧表面的相反一侧的面内，在位于衬底侧端子4的背面侧且没有形成背面配线图案的部分上，形成了与背面配线图案8具有大致相同的厚度的高低平面差补偿用图案7。因此，由压接工具5对各衬底侧端子4施加的压力将变得均匀，其结果是，可以使所有衬底侧端子4的每一个可靠地与所有相对侧端子6的每一个实现导电连接。就是说，如采用本发明的压接连接衬底，则即使该衬底是双面配线型或多层配线型之类的在结构上将多个配线图案重叠的衬底，也能获得可靠性高的压接连接结构。
另外，在具有上述结构的压接连接衬底中，也可以在上述压接侧表面的相反一侧的面内的与接连跨接了多个上述衬底侧端子的区域的背面侧对应的位置上至少形成高低平面差补偿用图案的一部分。在这种情况下，也能取得与上述相同的作用。
另外，在具有上述结构的压接连接衬底中，压接对象物，例如可以是IC芯片。在这种情况下，可以考虑将在IC芯片的工作面上形成的凸起用作相对侧端子。
另外，在具有上述结构的压接连接衬底中，压接对象物，例如，可以是具有彼此相对的一对衬底及在该一对衬底之间封入的液晶的液晶板的衬底。在这种情况下，可以考虑将在一对衬底的至少一个衬底上形成的外部连接用端子用作相对侧端子。
另外，具有上述结构的压接连接衬底的特征在于：通过各向异性导电粘着剂与上述压接对象物实现导电连接。
在上述的本发明中，例如，如图5所示，将各向异性导电粘着剂作为连接材料1夹在中间，然后，一边对该各向异性导电粘着剂进行加热，一边以压力F对压接连接衬底3和压接对象物2两者进行加压。这时，可以使在压接连接衬底3的压接侧表面上形成的衬底侧端子4与在压接对象物2上形成的相对侧端子6实现可靠的导电连接，从而获得可靠性高的压接连接结构。
其次，本发明的液晶装置，具有彼此相对的一对衬底、在该一对衬底之间封入的液晶、及通过压接与上述一对衬底的至少一个衬底连接的压接连接衬底，该液晶装置的特征在于：该压接连接衬底，由如上所述的压接连接衬底构成。
按照该液晶装置，即使与液晶侧的衬底连接的压接连接衬底是双面配线型或多层配线型之类的在结构上将多个配线图案重叠的衬底，也能获得可靠性高的压接连接结构，因此，可以防止发生因导电不良引起的显示缺陷。
另外，本发明的电子设备，在结构上包含液晶装置，该电子设备的特征在于：该液晶装置，由如上所述的液晶装置构成，因此可以提供能同样取得如上所述的作用的电子设备。作为这种电子设备，例如，可以考虑携带式电话机、携带式信息终端等。
附图的简单说明
图1是表示本发明的压接连接衬底的一实施形态的分解斜视图。
图2是对应于图1中箭头A的压接连接衬底的底面图。
图3是表示本发明的压接连接衬底的另一实施形态及本发明的液晶装置的一实施形态的分解斜视图。
图4是对应于图3中箭头B的压接连接衬底的底面图。
图5是示意地表示本发明的压接连接衬底与压接对象物的连接状态的断面图。
图6是表示本发明的电子设备的一实施形态的分解斜视图。
图7是表示在图6的电子设备中使用的电气控制系统的一例的框图。
图8是表示现有的压接连接衬底的一例的断面图。
用于实施发明的最佳形态
以下，根据附图说明本发明的实施形态。
(第1实施形态)
图1示出用本发明的压接连接衬底构成的压接连接结构体。图中示出的压接连接结构体10，通过将作为压接对象物的IC芯片12安装在本发明的压接连接衬底13上制成。
压接连接衬底13，具有用于连接IC芯片12的压接侧表面13a，在该压接侧表面13a上，通过众所周知的图案处理形成处理形成多个配线图案19。在这些配线图案19的内侧前端，形成用作衬底侧端子的凸台14。
本实施形态的压接连接衬底13是双面配线型衬底，在压接侧表面13a的相反一侧的面13b上形成背面配线图案18。图2示出从箭头A方向看去的压接连接衬底13的相反一侧的面13b的状态。从该图可以清楚看出，形成背面配线图案18，使其在压接侧表面13a上的凸台14的背面侧位置上通过。
另外，在本实施形态中，在压接连接衬底13的相反一侧的面13b内，在与凸台14的背面侧对应的位置上的不存在背面配线图案18的部分，形成高低平面差补偿用图案17。这些高低平面差补偿用图案17，可以在形成背面配线图案18时与其同时形成，或者，也可以通过与背面配线图案18不同的工序形成。
在图1中示出的配线图案19，用于示意地表示配线图案，不一定真实地表示实际的配线图案。此外，与背面配线图案18重合部分的配线图案19，为使所示出的结构易于理解，在图中将其一部分省略。另外，凸台14的实际面积比图中更小，而数量则更多，但在图1中只是将其示意地示出。
另外，在图2中，还表示出在与接连跨接了凸台14中不存在背面配线图案18的多个凸台14的区域的背面侧对应的位置上形成高低平面差补偿用图案17，但不限定于这种方式，也可以将高低平面差补偿用图案17分别设置在与不存在背面配线图案18的多个凸台14的每一个的背面侧对应的位置上，此外，还可以将上述各种方式组合后进行设置。
由于本实施形态的压接连接衬底13具有如上所述的结构，所以，在将IC芯片12与其连接时，可以先将各向异性导电粘着剂、例如ACF11粘结在压接连接衬底13的压接侧表面所形成的凸台14上，然后将IC芯片12的工作面12a安放在该ACF11上。这时，将IC芯片12与压接连接衬底13相对地定位，使在工作面12a上形成的用作相对侧端子的凸起16与压接连接衬底13侧的凸台14在位置上一致。
在这之后，用加热到高温的压接工具(图中未示出)对压接连接衬底13和IC芯片12从两者的外侧以压力F进行加压。通过该加热和加压处理，如图5所示，由ACF11的粘着剂部分21将IC芯片12与压接连接衬底13粘合，并进一步通过ACF11的导电粒子22使凸起16与凸台14实现导电连接。
另外，在本实施形态中，在凸台14的背面侧位置上的不存在背面配线图案18的部分，形成与背面配线图案18具有相同厚度的高低平面差补偿用图案17，所以，使压接处理时施加在多个凸台14上的压力的压力分布变得均匀，其结果是，使所有凸台14无遗漏地都能与凸起16实现可靠的导电连接，因此，可以制成连接可靠性高的压接连接结构体10。
(第2实施形态)
图3示出本发明的压接连接衬底的另一实施形态及用该衬底构成的液晶装置的一实施形态。图中示出的液晶装置31，具有液晶板32及与其连接的压接连接衬底33。液晶板32，具有用环形密封材料29相互粘合的一对衬底28a和28b、及在该一对衬底间封入的液晶27。衬底28a和28b，由玻璃、塑料等形成。
在图中的上侧衬底28a的内侧表面上，形成电极26a和用作相对侧端子的外部连接用端子25，在下侧衬底28b的内侧表面上形成电极26b。这两个电极26a、26b及外部连接用端子25，例如由ITO(铟锡氧化物)形成。衬底28a侧的电极26a，直接与外部连接用端子25连接，与其相对的衬底28b的电极26b，则通过设在衬底28a和衬底28b之间的导通材料(图中未示出)与外部连接用端子25连接。在衬底28a和衬底28b的外侧表面上粘贴着偏振片23。电极26a、电极26b及外部连接用端子25，实际上可分别形成多个，但在图中只示意地示出其中的一部分，其余部分在图中省略。此外，电极26a与端子25的连接方式及电极26b与端子25的连接方式，在图中也省略。
压接连接衬底33，具有与作为压接对象物的衬底28a连接的压接侧表面33a，在该压接侧表面33a上，通过众所周知的图案形成处理形成多个配线图案39。在这些配线图案39的适当部位上形成衬底侧端子34。此外，在衬底33的适当部位上，用倒装焊接法安装着液晶驱动用IC24。
本实施形态的压接连接衬底33，是双面配线型衬底，在压接侧表面33a的相反一侧的面33b上形成背面配线图案38。图4示出从箭头B方向看去的压接连接衬底33的相反一侧的面33b的状态。从该图可以清楚看出，形成背面配线图案38，使其在压接侧表面33a上的衬底侧端子34的背面侧位置上通过。
另外，在本实施形态中，在压接连接衬底33的相反一侧的面33b内，在与衬底侧端子34的背面侧对应的位置上的不存在背面配线图案38的部分，形成高低平面差补偿用图案37。这些高低平面差补偿用图案37，可以在形成背面配线图案38时与其同时形成，或者，也可以通过与背面配线图案38不同的工序形成。在图3中示出的配线图案39，用于示意地表示配线图案，不一定真实地表示实际的配线图案。
另外，在图4中，高低平面差补偿用图案37，将在与衬底侧端子34中不存在背面配线图案38的各个衬底侧端子34的背面侧对应的位置上分别形成的部分及在与接连跨接了多个衬底侧端子34的区域的背面侧对应的位置上形成的部分组合示出，但不限定于这种方式，例如，也可以与不存在背面配线图案38的所有衬底侧端子34的每一个分别对应地设置高低平面差补偿用图案37。
在将压接连接衬底33与作为压接对象物的衬底28a连接时，可以先将各向异性导电粘着剂、例如ACF11粘结在压接连接衬底33的压接侧表面所形成的衬底侧端子34上，然后将液晶板32的衬底28a安放在该ACF11上。这时，将液晶板32与压接连接衬底33相对地定位，使衬底28a上的外部连接用端子25与压接连接衬底33的衬底侧端子34在位置上一致。
在这之后，用加热到高温的压接工具(图中未示出)对压接连接衬底33和液晶板32从两者的外侧以压力F进行加压。通过该加热和加压处理，如图5所示，由ACF11的粘着剂部分21将衬底28a与压接连接衬底33粘合，并进一步通过ACF11的导电粒子22使外部连接用端子25与衬底侧端子34实现导电连接。
另外，在本实施形态中，在衬底侧端子34的背面侧位置上的不存在背面配线图案38的部分，形成与背面配线图案38具有相同厚度的高低平面差补偿用图案37，所以，使压接处理时施加在多个衬底侧端子34上的压力的压力分布变得均匀，其结果是，使所有衬底侧端子34无遗漏地都能与外部连接用端子25实现可靠的导电连接，因此，可以制成连接可靠性高的液晶装置31。
(第3实施形态)
图6示出本发明的电子设备的一实施形态。该实施形态，是将本发明的液晶装置应用于作为电子设备的携带式电话机时的实施形态。图中示出的携带式电话机，在结构上包含上壳体41及下壳体42。上壳体41设有发送接收用天线43、键盘单元44、及送话器46。而下壳体42设有例如在图3中示出的液晶装置31、扬声器47、及电路衬底48。
在电路衬底48上，如图7所示，设有与扬声器47的输入端子连接的接收部49、与送话器46的输出端子连接的发送部51、在结构上包含CPU的控制部52、及对各部供电的电源部53。控制部52，读取发送部51及接收部49的状态，并根据所读取的结果对液晶驱动用IC24供给信息，从而在液晶装置31的显示区域显示例如文字、数字等可视信息。此外，控制部52，还根据从键盘单元44输出的信息对液晶驱动用IC24供给信息，从而在液晶装置31的显示区域显示可视信息。
(其他实施形态)
以上，列举最佳的实施形态对本发明进行了说明，但本发明并不限定于该实施形态，在权利要求所述的发明范围内可以进行各种变更。
例如，在图1和图3所示的压接连接衬底中，以双面配线型衬底为例进行了说明，但当然也可以将本发明应用于结构为层叠3层以上的配线层的多层配线型衬底。此外，在图3所示的液晶装置中，将本发明应用于无源矩阵型液晶装置，但当然也可以将本发明应用于有源矩阵型液晶装置。

Claims (7)

1.一种压接连接衬底，通过压接与备有相对侧端子的压接对象物连接，并具有与上述压接对象物连接的压接侧表面、在该压接侧表面上形成并与上述相对侧端子实现导电连接的衬底侧端子、及在上述压接侧表面的相反一侧的面上形成的背面配线图案，该压接连接衬底的特征在于：在上述相反一侧的面内，在与上述衬底侧端子的背面侧对应的位置上形成与上述配线图案具有大致相同的厚度的高低平面差补偿用图案。
2.根据权利要求1所述的压接连接衬底，其特征在于：在上述相反一侧的面内，在与跨接在多个上述衬底侧端子的区域的背面侧对应的位置上至少形成上述高低平面差补偿用图案的一部分。
3.根据权利要求1所述的压接连接衬底，其特征在于：上述压接对象物，是IC芯片，上述相对侧端子，是在上述IC芯片的工作面上形成的凸起。
4.根据权利要求1所述的压接连接衬底，其特征在于：上述压接对象物，是具有彼此相对的一对衬底及在该一对衬底之间封入的液晶的液晶板的上述衬底，上述相对侧端子，是在上述一对衬底的至少一个衬底上形成的外部连接用端子。
5.根据权利要求1～4中的任何一项所述的压接连接衬底，其特征在于：通过各向异性导电粘着剂与上述压接对象物实现导电连接。
6.一种液晶装置，具有彼此相对的一对衬底、在该一对衬底之间封入的液晶、及通过压接与上述一对衬底的至少一个衬底连接的压接连接衬底，该液晶装置的特征在于：上述压接连接衬底，是权利要求1～4中的任何一项所述的压接连接衬底。
7.一种电子设备，在结构上包含液晶装置，该电子设备的特征在于：该液晶装置，是权利要求6所述的液晶装置。
CNB998005118A 1998-04-09 1999-04-06 压接连接衬底、液晶装置及电子设备 Expired - Lifetime CN1166265C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP9800798 1998-04-09
JP98007/1998 1998-04-09

Publications (2)

Publication Number Publication Date
CN1263690A true CN1263690A (zh) 2000-08-16
CN1166265C CN1166265C (zh) 2004-09-08

Family

ID=14207682

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB998005118A Expired - Lifetime CN1166265C (zh) 1998-04-09 1999-04-06 压接连接衬底、液晶装置及电子设备

Country Status (6)

Country Link
US (1) US6781662B1 (zh)
JP (1) JP2000323818A (zh)
KR (1) KR100485966B1 (zh)
CN (1) CN1166265C (zh)
TW (1) TWI228628B (zh)
WO (1) WO1999053736A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101401496B (zh) * 2006-03-14 2012-10-31 夏普株式会社 电路基板、电子电路装置和显示装置

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004260133A (ja) * 2003-02-04 2004-09-16 Seiko Epson Corp 配線基板及び電気光学装置並びにこれらの製造方法並びに電子機器
JP4602150B2 (ja) * 2005-04-20 2010-12-22 シャープ株式会社 駆動回路基板と表示パネルの接続方法
KR20070044204A (ko) * 2005-10-24 2007-04-27 엘지이노텍 주식회사 액정표시장치
JP5035519B2 (ja) * 2007-02-22 2012-09-26 ブラザー工業株式会社 回路素子実装フレキシブル配線材
JP2011049375A (ja) * 2009-08-27 2011-03-10 Panasonic Corp 基板接続構造および電子機器
KR101925541B1 (ko) 2012-08-06 2018-12-06 삼성디스플레이 주식회사 구동 ｉｃ실장 장치 및 구동 ｉｃ 실장 방법
JP6284717B2 (ja) * 2013-05-16 2018-02-28 太陽誘電株式会社 電子部品、及び電子部品の製造方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2598030B2 (ja) 1986-09-11 1997-04-09 株式会社東芝 液晶表示装置
EP0262580B1 (en) 1986-09-25 1993-11-24 Kabushiki Kaisha Toshiba Method of electrically bonding two objects
JP2601867B2 (ja) * 1988-03-31 1997-04-16 株式会社東芝 半導体集積回路実装基板、その製造方法および半導体集積回路装置
JP3060334B2 (ja) 1991-08-26 2000-07-10 コニカ株式会社 ハロゲン化銀カラー写真感光材料
JPH05152382A (ja) 1991-12-02 1993-06-18 Matsushita Electric Ind Co Ltd 回路装置
JP2652107B2 (ja) 1992-06-18 1997-09-10 セイコーエプソン株式会社 電気的接続構造
US5467210A (en) * 1993-02-16 1995-11-14 Casio Computer Co., Ltd. Arrangement of bonding IC chip to liquid crystal display device
JPH06244545A (ja) 1993-02-22 1994-09-02 Mitsubishi Electric Corp 部品実装ツール
JP2867209B2 (ja) 1993-08-27 1999-03-08 日東電工株式会社 フレキシブル回路基板と接触対象物との接続方法およびその構造
SG63572A1 (en) 1993-11-12 1999-03-30 Seiko Epson Corp Structure and method for mounting semiconductor devices and liquid crystal display
JPH09148378A (ja) 1995-11-20 1997-06-06 Dainippon Printing Co Ltd Ｉｃカード用ｉｃモジュールとその製造方法および当該ｉｃモジュールを使用したｉｃカード
JPH104122A (ja) 1996-06-14 1998-01-06 Hitachi Ltd 半導体装置
JPH1013003A (ja) 1996-06-26 1998-01-16 Casio Comput Co Ltd 半導体装置
JP3115253B2 (ja) 1997-03-31 2000-12-04 三菱電機株式会社 プリント基板及びプリント基板製造方法及びプリント基板設計方法及びプリント基板設計装置
KR100264162B1 (ko) * 1997-08-28 2000-08-16 구본준 액정표시장치의 기판에 형성되는 패드의 구조 및 그 제조방법
JP4298068B2 (ja) * 1998-08-18 2009-07-15 セイコーエプソン株式会社 電気光学装置およびそれらを備えた電子機器並びに電気光学装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101401496B (zh) * 2006-03-14 2012-10-31 夏普株式会社 电路基板、电子电路装置和显示装置

Also Published As

Publication number Publication date
JP2000323818A (ja) 2000-11-24
US6781662B1 (en) 2004-08-24
CN1166265C (zh) 2004-09-08
KR20010012978A (ko) 2001-02-26
TWI228628B (en) 2005-03-01
KR100485966B1 (ko) 2005-05-03
WO1999053736A1 (en) 1999-10-21

Similar Documents

Publication Publication Date Title
CN1196957C (zh) 液晶显示装置
CN109493745B (zh) 显示装置及其制作方法
CN1154166C (zh) 半导体元件的连接结构,使用了该结构的液晶显示装置以及使用了该显示装置的电子装置
US20060125995A1 (en) Liquid crystal display with compact IC chip configuration
CN1158566C (zh) 显示装置及具有该显示装置的电子机器
CN1680846A (zh) 平面显示面板及其组装方法
CN1166265C (zh) 压接连接衬底、液晶装置及电子设备
US6265770B1 (en) Mounting structure of semiconductor chip, liquid crystal device, and electronic equipment
CN1179609C (zh) 压接连接衬底、液晶装置及电子设备
CN105572985A (zh) 一种cof基板、以及与该cof基板连接的液晶显示面板
CN1284236C (zh) 内插装置
US6775149B1 (en) Multichip mounted structure, electro-optical apparatus, and electronic apparatus
CN1310835A (zh) 电气连接结构和平面显示装置
JP2004087940A (ja) 電子部品の実装基板、電気光学装置、電気光学装置の製造方法及び電子機器
CN101539690A (zh) 基板电极结构及使用其与驱动元件的接合结构
CN109901334A (zh) 阵列基板、显示装置及其绑定状态检测方法
JPH02181119A (ja) 液晶表示素子
KR100761596B1 (ko) 돌기형 전극을 구비한 반도체 디바이스 및 이를 이용한반도체 패키지
JP2001094225A (ja) 圧着接続基板、液晶装置及び電子機器
JP2000183112A (ja) 半導体チップの実装構造、液晶装置及び電子機器
JPH0661642A (ja) 可撓性樹脂基板の接続方法
CN1592537A (zh) 挠性印刷电路板
JP2003347701A (ja) 接続構造、液晶装置及び電子機器
JP2000276071A (ja) 電気光学装置、その製造方法、およびその装置を搭載する電子機器
JP2006186393A (ja) 半導体チップの実装構造、電気光学装置、及び電子機器

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20160601

Address after: 100015 Jiuxianqiao Road, Beijing, No. 10, No.

Patentee after: BOE TECHNOLOGY GROUP Co.,Ltd.

Address before: Hongkong, China

Patentee before: BOE Technology (Hongkong) Co.,Ltd.

Effective date of registration: 20160601

Address after: Hongkong, China

Patentee after: BOE Technology (Hongkong) Co.,Ltd.

Address before: Tokyo, Japan

Patentee before: Seiko Epson Corp.

CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20040908