CN117546281A - I/o电路、半导体装置、单元库和设计半导体装置的电路的方法 - Google Patents

I/o电路、半导体装置、单元库和设计半导体装置的电路的方法 Download PDF

Info

Publication number
CN117546281A
CN117546281A CN202280044122.3A CN202280044122A CN117546281A CN 117546281 A CN117546281 A CN 117546281A CN 202280044122 A CN202280044122 A CN 202280044122A CN 117546281 A CN117546281 A CN 117546281A
Authority
CN
China
Prior art keywords
circuit
protection element
power line
standard
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202280044122.3A
Other languages
English (en)
Chinese (zh)
Inventor
吉村贤一
木村启明
冈田友和
黑土勇二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Publication of CN117546281A publication Critical patent/CN117546281A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • G06F30/3953—Routing detailed
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/38—Circuit design at the mixed level of analogue and digital signals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00—Details relating to CAD techniques
    • G06F2111/20—Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Architecture (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CN202280044122.3A 2021-07-16 2022-06-13 I/o电路、半导体装置、单元库和设计半导体装置的电路的方法 Pending CN117546281A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2021-117798 2021-07-16
JP2021117798 2021-07-16
PCT/JP2022/023609 WO2023286506A1 (ja) 2021-07-16 2022-06-13 Ｉ／ｏ回路、半導体装置、セルライブラリ、半導体装置の回路設計方法

Publications (1)

Publication Number Publication Date
CN117546281A true CN117546281A (zh) 2024-02-09

Family

ID=84919227

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202280044122.3A Pending CN117546281A (zh) 2021-07-16 2022-06-13 I/o电路、半导体装置、单元库和设计半导体装置的电路的方法

Country Status (5)

Country Link
US (1) US20240119215A1 (https=)
JP (1) JPWO2023286506A1 (https=)
CN (1) CN117546281A (https=)
DE (1) DE112022002544T5 (https=)
WO (1) WO2023286506A1 (https=)

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04267542A (ja) * 1991-02-22 1992-09-24 Fujitsu Ltd 半導体集積回路のレイアウト方法および装置
JPH05175432A (ja) * 1991-06-24 1993-07-13 Hitachi Ltd 半導体装置
JPH11214521A (ja) * 1998-01-22 1999-08-06 Mitsubishi Electric Corp 半導体集積回路および半導体集積回路の製造方法
JP2000106419A (ja) * 1998-09-29 2000-04-11 Oki Electric Ind Co Ltd Ｉｃ設計用ライブラリ及びレイアウトパターン設計方法
JP3372918B2 (ja) * 1999-12-21 2003-02-04 日本電気株式会社 設計支援システム及びセル配置方法
JP3672912B2 (ja) * 2003-01-20 2005-07-20 Ｎｅｃマイクロシステム株式会社 半導体集積回路の自動レイアウト方法、及び半導体集積回路の自動レイアウトプログラム
JP4978998B2 (ja) * 2004-03-12 2012-07-18 ローム株式会社 半導体装置
JP2009081293A (ja) * 2007-09-26 2009-04-16 Oki Semiconductor Co Ltd 半導体チップ、及び複数の半導体チップが搭載された半導体装置
JP5159736B2 (ja) 2009-09-14 2013-03-13 ルネサスエレクトロニクス株式会社 半導体装置、セルライブラリおよび半導体集積回路の設計方法
JP2010192932A (ja) 2010-05-07 2010-09-02 Panasonic Corp 標準セル、標準セルライブラリおよび半導体集積回路
JP2013021249A (ja) * 2011-07-14 2013-01-31 Toshiba Corp 半導体集積装置
JP2014241497A (ja) * 2013-06-11 2014-12-25 ローム株式会社 半導体集積回路
WO2018180010A1 (ja) * 2017-03-29 2018-10-04 株式会社ソシオネクスト 半導体集積回路装置

Also Published As

Publication number Publication date
US20240119215A1 (en) 2024-04-11
WO2023286506A1 (ja) 2023-01-19
DE112022002544T5 (de) 2024-02-29
JPWO2023286506A1 (https=) 2023-01-19

Similar Documents

Publication Publication Date Title
JP5231393B2 (ja) 多電圧チップのためのパワーｏｋの伝達
US20070235766A1 (en) Semiconductor integrated circuit having an oblique global signal wiring and semiconductor integrated circuit wiring method
US6493859B1 (en) Method of wiring power service terminals to a power network in a semiconductor integrated circuit
US5083181A (en) Semiconductor integrated circuit device and wiring method thereof
JP2010147938A (ja) 半導体装置、及び動作モ−ド切換方法
US7543249B2 (en) Embedded switchable power ring
JP3768813B2 (ja) 並列電源システムおよび電子装置
CN117546281A (zh) I/o电路、半导体装置、单元库和设计半导体装置的电路的方法
JP2013021249A (ja) 半導体集積装置
US9614526B1 (en) Power-domain assignment
US11855634B2 (en) Communication system and layout method of communication system
US6529039B2 (en) Semiconductor device
JP7723835B2 (ja) 半導体装置
JP2009140999A (ja) 半導体集積回路
Mahdoum Architectural synthesis of networks on chip
JP5540910B2 (ja) 集積回路、集積回路設計装置及び集積回路設計方法
JP2013045211A (ja) プリント基板設計支援装置およびプリント基板設計支援プログラム
JP2009085877A (ja) 複数の回路ブロックを搭載したｌｓｉの消費電流測定方式およびｌｓｉ
JP2005294406A (ja) 半導体集積回路装置および半導体集積回路装置の配線方法
JP2009070850A (ja) 版数情報保持回路、及び、半導体集積回路
JP2512521Y2 (ja) 電子機器ユニット
JP2005150338A (ja) 半導体装置およびその設計方法
JP2007027401A (ja) 半導体装置
JP3048046B2 (ja) 半導体集積回路の配線方法
JP2597666B2 (ja) 自動配線工程を有する集積回路の製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination