CN110521119B - 具有多个复位电平的动态量化器 - Google Patents
具有多个复位电平的动态量化器 Download PDFInfo
- Publication number
- CN110521119B CN110521119B CN201880025256.4A CN201880025256A CN110521119B CN 110521119 B CN110521119 B CN 110521119B CN 201880025256 A CN201880025256 A CN 201880025256A CN 110521119 B CN110521119 B CN 110521119B
- Authority
- CN
- China
- Prior art keywords
- voltage
- circuit
- input
- quantizer
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
- H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
- H03K5/249—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors using clock signals
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Semiconductor Integrated Circuits (AREA)
- Analogue/Digital Conversion (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/453,707 | 2017-03-08 | ||
| US15/453,707 US9755655B1 (en) | 2017-03-08 | 2017-03-08 | Dynamic quantizers having multiple reset levels |
| PCT/US2018/018255 WO2018164818A1 (en) | 2017-03-08 | 2018-02-14 | Dynamic quantizers having multiple reset levels |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110521119A CN110521119A (zh) | 2019-11-29 |
| CN110521119B true CN110521119B (zh) | 2024-01-23 |
Family
ID=59702469
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201880025256.4A Active CN110521119B (zh) | 2017-03-08 | 2018-02-14 | 具有多个复位电平的动态量化器 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9755655B1 (enExample) |
| EP (1) | EP3593452B1 (enExample) |
| JP (1) | JP7274420B2 (enExample) |
| KR (1) | KR102564880B1 (enExample) |
| CN (1) | CN110521119B (enExample) |
| WO (1) | WO2018164818A1 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107733432B (zh) * | 2017-11-10 | 2019-09-03 | 中国电子科技集团公司第五十八研究所 | 高精度电荷域流水线adc共模电荷误差校准系统 |
| CN107863962B (zh) * | 2017-11-10 | 2019-09-03 | 中国电子科技集团公司第五十八研究所 | 高精度电荷域流水线adc的电容适配误差校准系统 |
| CN107863964B (zh) * | 2017-11-10 | 2019-09-24 | 中国电子科技集团公司第五十八研究所 | 可精确控制共模电荷量的全差分电荷传输电路 |
| US10454463B1 (en) | 2018-08-21 | 2019-10-22 | Xilinx, Inc. | Adaptable quantizers having dedicated supply voltage for tail device drivers |
| WO2021200415A1 (ja) * | 2020-03-30 | 2021-10-07 | ソニーセミコンダクタソリューションズ株式会社 | コンパレータ及びアナログ-デジタル変換器 |
| WO2022018560A1 (ja) * | 2020-07-24 | 2022-01-27 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US11670345B2 (en) | 2021-02-05 | 2023-06-06 | Samsung Electronics Co., Ltd. | Sense amplifier including pre-amplifier circuit and memory device including same |
| KR20220139063A (ko) | 2021-04-07 | 2022-10-14 | 에스케이하이닉스 주식회사 | 클럭 신호 처리 회로, 반도체 장치 및 반도체 시스템 |
| US12348205B2 (en) | 2021-04-23 | 2025-07-01 | Samsung Electronics Co., Ltd. | Amplifier circuit |
| US11973621B2 (en) | 2021-12-17 | 2024-04-30 | Samsung Display Co., Ltd. | Power efficient slicer for decision feedback equalizer |
| US11664821B1 (en) * | 2022-02-08 | 2023-05-30 | SK Hynix Inc. | Error floor performance of a bit flipping decoder through identifying unreliable check nodes |
| KR102898523B1 (ko) | 2024-11-19 | 2025-12-09 | 서강대학교산학협력단 | 아날로그-디지털 변환기 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002076901A (ja) * | 2000-08-30 | 2002-03-15 | Matsushita Electric Ind Co Ltd | Δ変調とδς変調を混合した方式の変調器,オーバーサンプリング型d/a変換器およびa/d変換器 |
| US8040159B1 (en) * | 2010-03-23 | 2011-10-18 | Lattice Semiconductor Corporation | Comparator with jitter mitigation |
| JP2011211371A (ja) * | 2010-03-29 | 2011-10-20 | Panasonic Corp | 逐次比較型ad変換器用クロック生成回路 |
| CN102638268A (zh) * | 2012-04-19 | 2012-08-15 | 北京工业大学 | 基于逐次比较量化器的三阶前馈Sigma-Delta调制器 |
| US8692582B1 (en) * | 2012-01-06 | 2014-04-08 | Altera Corporation | Latched comparator circuitry |
| CN104158545A (zh) * | 2014-08-14 | 2014-11-19 | 电子科技大学 | 一种基于压控振荡器量化的逐次逼近寄存器型模数转换器 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4821286A (en) * | 1986-05-27 | 1989-04-11 | American Telephone And Telegraph Company | Quaternary signal regenerator |
| US6021172A (en) * | 1994-01-28 | 2000-02-01 | California Institute Of Technology | Active pixel sensor having intra-pixel charge transfer with analog-to-digital converter |
| JP2000114970A (ja) * | 1998-10-07 | 2000-04-21 | Yozan Inc | 比較回路およびアナログデジタル変換回路 |
| US6456215B1 (en) * | 2000-11-29 | 2002-09-24 | Raytheon Company | Method and system for quantizing an input signal |
| US6392449B1 (en) * | 2001-01-05 | 2002-05-21 | National Semiconductor Corporation | High-speed low-power low-offset hybrid comparator |
| US7288998B2 (en) * | 2003-05-02 | 2007-10-30 | Silicon Laboratories Inc. | Voltage controlled clock synthesizer |
| WO2007072588A1 (ja) * | 2005-12-20 | 2007-06-28 | Matsushita Electric Industrial Co., Ltd. | 比較器及びa/d変換器 |
| US7420497B2 (en) * | 2006-06-28 | 2008-09-02 | Broadcom Corporation | Low offset flash analog-to-digital converter |
| JP5412639B2 (ja) | 2008-10-31 | 2014-02-12 | 国立大学法人東京工業大学 | 比較器及びアナログデジタル変換器 |
| TWI382669B (zh) * | 2009-07-16 | 2013-01-11 | Ralink Technology Corp | 用於管線式類比數位轉換器之比較器及相關訊號取樣方法 |
| TWI443969B (zh) | 2010-11-17 | 2014-07-01 | Ind Tech Res Inst | 以動態比較器為基礎的比較系統 |
| JP2012227588A (ja) | 2011-04-15 | 2012-11-15 | Fujitsu Semiconductor Ltd | 比較回路及びアナログデジタル変換回路 |
| JP5417470B2 (ja) | 2012-03-05 | 2014-02-12 | 株式会社半導体理工学研究センター | ダイナミックコンパレータのためのオフセット電圧補正回路とそれを用いたダイナミックコンパレータ回路 |
| JP2013187695A (ja) * | 2012-03-07 | 2013-09-19 | Sony Corp | コンパレータおよびad変換器 |
| US8730404B2 (en) * | 2012-05-31 | 2014-05-20 | Silicon Laboratories Inc. | Providing a reset mechanism for a latch circuit |
| US9287862B2 (en) * | 2013-12-26 | 2016-03-15 | Texas Instruments Incorporated | Bootstrapped sampling switch circuits and systems |
-
2017
- 2017-03-08 US US15/453,707 patent/US9755655B1/en not_active Expired - Fee Related
-
2018
- 2018-02-14 EP EP18708020.5A patent/EP3593452B1/en active Active
- 2018-02-14 WO PCT/US2018/018255 patent/WO2018164818A1/en not_active Ceased
- 2018-02-14 CN CN201880025256.4A patent/CN110521119B/zh active Active
- 2018-02-14 JP JP2019548740A patent/JP7274420B2/ja active Active
- 2018-02-14 KR KR1020197029140A patent/KR102564880B1/ko active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002076901A (ja) * | 2000-08-30 | 2002-03-15 | Matsushita Electric Ind Co Ltd | Δ変調とδς変調を混合した方式の変調器,オーバーサンプリング型d/a変換器およびa/d変換器 |
| US8040159B1 (en) * | 2010-03-23 | 2011-10-18 | Lattice Semiconductor Corporation | Comparator with jitter mitigation |
| JP2011211371A (ja) * | 2010-03-29 | 2011-10-20 | Panasonic Corp | 逐次比較型ad変換器用クロック生成回路 |
| US8692582B1 (en) * | 2012-01-06 | 2014-04-08 | Altera Corporation | Latched comparator circuitry |
| CN102638268A (zh) * | 2012-04-19 | 2012-08-15 | 北京工业大学 | 基于逐次比较量化器的三阶前馈Sigma-Delta调制器 |
| CN104158545A (zh) * | 2014-08-14 | 2014-11-19 | 电子科技大学 | 一种基于压控振荡器量化的逐次逼近寄存器型模数转换器 |
Also Published As
| Publication number | Publication date |
|---|---|
| US9755655B1 (en) | 2017-09-05 |
| EP3593452A1 (en) | 2020-01-15 |
| JP7274420B2 (ja) | 2023-05-16 |
| CN110521119A (zh) | 2019-11-29 |
| KR102564880B1 (ko) | 2023-08-07 |
| WO2018164818A1 (en) | 2018-09-13 |
| KR20190123315A (ko) | 2019-10-31 |
| JP2020510340A (ja) | 2020-04-02 |
| EP3593452B1 (en) | 2021-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110521119B (zh) | 具有多个复位电平的动态量化器 | |
| US8536922B2 (en) | Clock distribution network | |
| US9722606B2 (en) | Digital clamp for state retention | |
| US10763879B1 (en) | Low power and high-speed circuit for generating asynchronous clock signals | |
| CN104617924B (zh) | 高速低功耗多阈值异步置位复位保持型d型触发器 | |
| CN110874111B (zh) | 具有增强的线性度的电流模式反馈源极跟随器 | |
| CN104601145B (zh) | 高速低功耗多阈值双边沿触发d型触发器 | |
| JPH08335881A (ja) | 相補型電流源回路 | |
| CN104617923B (zh) | 高速低功耗多阈值d型触发器 | |
| CN112217510B (zh) | 高精度双模式自激振荡器 | |
| US20240213961A1 (en) | Clock adjustment circuit with bias scheme | |
| Arunkumar et al. | Low power dynamic comparator design for high speed ADC application | |
| CN104639116B (zh) | 高速低功耗多阈值同步置位复位d型触发器 | |
| Kamae et al. | A forward/reverse body bias generator with wide supply-range down to threshold voltage | |
| Núñez et al. | An approach to the design of low-jitter differential clock recovery circuits for high performance ADCs | |
| Zhu et al. | A low offset high speed comparator for pipeline ADC | |
| Ginsburg et al. | The mixed signal optimum energy point: Voltage and parallelism | |
| Gaioni et al. | Low-power clock distribution circuits for the Macro Pixel ASIC | |
| JP2010219910A (ja) | 半導体集積回路 | |
| Gururani et al. | Design of 4-bit Flash ADC using double tail comparator in 130nm technology | |
| JPWO2007077928A1 (ja) | ダイナミック半導体装置 | |
| Reynders et al. | Energy-efficient logic and SRAM design: A case study | |
| Onizawa et al. | Highly Reliable Multiple-Valued One-Phase Signalling for an Asynchronous On-Chip Communication Link | |
| Kumar et al. | Reducing RMS noise in CMOS dynamic reconfigurable latched comparator in 50 nm | |
| Pindoo et al. | Power savings and delay analysis of adiabatic adders in Cadence 180 nm CMOS process |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |