CN109378311B - 用于解决电迁移的布局构造 - Google Patents

用于解决电迁移的布局构造 Download PDF

Info

Publication number
CN109378311B
CN109378311B CN201811195340.9A CN201811195340A CN109378311B CN 109378311 B CN109378311 B CN 109378311B CN 201811195340 A CN201811195340 A CN 201811195340A CN 109378311 B CN109378311 B CN 109378311B
Authority
CN
China
Prior art keywords
interconnect
interconnects
level
subset
pmos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811195340.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN109378311A (zh
Inventor
S·H·拉苏里
M·J·布鲁诺利
C·S-A·霍-里格
M·马拉布里
S·K·哈里什
P·巴拉苏布拉马尼恩
K·麦迪赛蒂
N·伯什泰恩
A·达塔
O·翁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to CN201811195340.9A priority Critical patent/CN109378311B/zh
Publication of CN109378311A publication Critical patent/CN109378311A/zh
Application granted granted Critical
Publication of CN109378311B publication Critical patent/CN109378311B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/168—Modifications for eliminating interference voltages or currents in composite switches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • H03K17/6872—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor using complementary field-effect transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0186—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • General Engineering & Computer Science (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
CN201811195340.9A 2013-08-23 2014-08-21 用于解决电迁移的布局构造 Active CN109378311B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811195340.9A CN109378311B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US13/975,185 2013-08-23
US13/975,185 US9972624B2 (en) 2013-08-23 2013-08-23 Layout construction for addressing electromigration
CN201480046244.1A CN105493283B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造
PCT/US2014/052015 WO2015027022A1 (en) 2013-08-23 2014-08-21 Layout construction for addressing electromigration
CN201811195340.9A CN109378311B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201480046244.1A Division CN105493283B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造

Publications (2)

Publication Number Publication Date
CN109378311A CN109378311A (zh) 2019-02-22
CN109378311B true CN109378311B (zh) 2023-06-16

Family

ID=51454984

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201480046244.1A Active CN105493283B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造
CN201811195340.9A Active CN109378311B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201480046244.1A Active CN105493283B (zh) 2013-08-23 2014-08-21 用于解决电迁移的布局构造

Country Status (5)

Country Link
US (3) US9972624B2 (enExample)
EP (1) EP3036767B1 (enExample)
JP (1) JP6258499B2 (enExample)
CN (2) CN105493283B (enExample)
WO (1) WO2015027022A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8779592B2 (en) * 2012-05-01 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Via-free interconnect structure with self-aligned metal line interconnections
US9786663B2 (en) 2013-08-23 2017-10-10 Qualcomm Incorporated Layout construction for addressing electromigration
US9972624B2 (en) 2013-08-23 2018-05-15 Qualcomm Incorporated Layout construction for addressing electromigration
US9640480B2 (en) 2015-05-27 2017-05-02 Qualcomm Incorporated Cross-couple in multi-height sequential cells for uni-directional M1
US10236886B2 (en) 2016-12-28 2019-03-19 Qualcomm Incorporated Multiple via structure for high performance standard cells
US10651201B2 (en) * 2017-04-05 2020-05-12 Samsung Electronics Co., Ltd. Integrated circuit including interconnection and method of fabricating the same, the interconnection including a pattern shaped and/or a via disposed for mitigating electromigration
CN112864127B (zh) 2019-11-28 2024-03-08 扬智科技股份有限公司 集成电路的导线互连结构
KR20220128040A (ko) * 2021-03-12 2022-09-20 삼성전자주식회사 반도체 장치

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5903019A (en) * 1996-09-24 1999-05-11 Fujitsu Limited Semiconductor device having a plurality of input/output cell areas with reduced pitches therebetween
US6252427B1 (en) * 1999-04-27 2001-06-26 Matsushita Electronics Corporation CMOS inverter and standard cell using the same
US6339235B1 (en) * 1999-06-25 2002-01-15 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having a clock network capable of transmitting an internal clock signal with a reduced skew
TW508798B (en) * 1998-01-26 2002-11-01 Hitachi Ltd Semiconductor integrated circuit device and its manufacturing method
CN101231993A (zh) * 2007-01-23 2008-07-30 米辑电子股份有限公司 一种线路组件
CN102624377A (zh) * 2011-01-10 2012-08-01 台湾积体电路制造股份有限公司 用于半导体芯片的驱动器

Family Cites Families (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3159814A (en) 1960-05-26 1964-12-01 Control Data Corp Scan systems
JPS6228788Y2 (enExample) 1980-01-29 1987-07-23
US5000818A (en) 1989-08-14 1991-03-19 Fairchild Semiconductor Corporation Method of fabricating a high performance interconnect system for an integrated circuit
JPH04216668A (ja) 1990-12-15 1992-08-06 Sharp Corp 半導体集積回路
JP2826446B2 (ja) 1992-12-18 1998-11-18 三菱電機株式会社 半導体集積回路装置及びその設計方法
US5728594A (en) 1994-11-02 1998-03-17 Texas Instruments Incorporated Method of making a multiple transistor integrated circuit with thick copper interconnect
US6150722A (en) 1994-11-02 2000-11-21 Texas Instruments Incorporated Ldmos transistor with thick copper interconnect
US5532509A (en) 1994-12-16 1996-07-02 Motorola, Inc. Semiconductor inverter layout having improved electromigration characteristics in the output node
US5764533A (en) 1995-08-01 1998-06-09 Sun Microsystems, Inc. Apparatus and methods for generating cell layouts
US6372586B1 (en) 1995-10-04 2002-04-16 Texas Instruments Incorporated Method for LDMOS transistor with thick copper interconnect
JP3487989B2 (ja) 1995-10-31 2004-01-19 富士通株式会社 半導体装置
JPH1056162A (ja) 1996-05-24 1998-02-24 Toshiba Corp 半導体集積回路およびその設計方法
US5751180A (en) 1996-09-03 1998-05-12 Motorola, Inc. Electrical device structure having reduced crowbar current and power consumption
US6349401B2 (en) 1996-09-12 2002-02-19 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit, design method and computer-readable medium using a permissive current ratio
JPH10335613A (ja) 1997-05-27 1998-12-18 Mitsubishi Electric Corp 半導体集積回路装置
JP3747980B2 (ja) 1997-07-09 2006-02-22 ローム株式会社 半導体集積回路装置
US6037822A (en) 1997-09-30 2000-03-14 Intel Corporation Method and apparatus for distributing a clock on the silicon backside of an integrated circuit
US6038383A (en) 1997-10-13 2000-03-14 Texas Instruments Incorporated Method and apparatus for determining signal line interconnect widths to ensure electromigration reliability
US6492694B2 (en) 1998-02-27 2002-12-10 Micron Technology, Inc. Highly conductive composite polysilicon gate for CMOS integrated circuits
US6448631B2 (en) 1998-09-23 2002-09-10 Artisan Components, Inc. Cell architecture with local interconnect and method for making same
JP2002280456A (ja) 2001-03-22 2002-09-27 Ricoh Co Ltd 半導体スタンダードセルを用いた半導体装置及びそのレイアウト方法
JP4798881B2 (ja) 2001-06-18 2011-10-19 富士通セミコンダクター株式会社 半導体集積回路装置
US20040056366A1 (en) 2002-09-25 2004-03-25 Maiz Jose A. A method of forming surface alteration of metal interconnect in integrated circuits for electromigration and adhesion improvement
US6972464B2 (en) 2002-10-08 2005-12-06 Great Wall Semiconductor Corporation Power MOSFET
JP3920804B2 (ja) 2003-04-04 2007-05-30 松下電器産業株式会社 半導体記憶装置
JP2004311824A (ja) 2003-04-09 2004-11-04 Toshiba Corp 半導体集積回路
FR2862396A1 (fr) 2003-11-13 2005-05-20 Dolphin Integration Sa Procede de verification d'un circuit integre
US6980462B1 (en) 2003-11-18 2005-12-27 Lsi Logic Corporation Memory cell architecture for reduced routing congestion
DE102004063926B4 (de) 2004-03-24 2017-10-19 Infineon Technologies Ag Konfigurierbare Treiberzelle eines logischen Zellenfeldes
JP2005310923A (ja) 2004-04-20 2005-11-04 Sumitomo Electric Ind Ltd 半導体装置のチップ実装方法及び半導体装置
US7112855B2 (en) 2004-05-07 2006-09-26 Broadcom Corporation Low ohmic layout technique for MOS transistors
JP4820542B2 (ja) 2004-09-30 2011-11-24 パナソニック株式会社 半導体集積回路
US7339390B2 (en) 2005-05-31 2008-03-04 International Business Machines Corporation Systems and methods for controlling of electro-migration
US7414275B2 (en) 2005-06-24 2008-08-19 International Business Machines Corporation Multi-level interconnections for an integrated circuit chip
JP5100035B2 (ja) 2005-08-02 2012-12-19 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP2007073709A (ja) 2005-09-06 2007-03-22 Nec Electronics Corp 半導体装置
JP5000125B2 (ja) 2005-11-15 2012-08-15 ルネサスエレクトロニクス株式会社 半導体装置
JP2007214397A (ja) 2006-02-10 2007-08-23 Nec Corp 半導体集積回路
TWI370515B (en) 2006-09-29 2012-08-11 Megica Corp Circuit component
US20080086709A1 (en) 2006-10-05 2008-04-10 Dan Rittman System and method for automatic elimination of electromigration and self heat violations during construction of a mask layout block, maintaining the process design rules (DRC Clean) and layout connectivity (LVS Clean) correctness
JP2008227130A (ja) 2007-03-13 2008-09-25 Matsushita Electric Ind Co Ltd 半導体集積回路およびレイアウト設計方法
US7816198B2 (en) 2007-07-10 2010-10-19 Infineon Technologies Ag Semiconductor device and method for manufacturing the same
US7861204B2 (en) 2007-12-20 2010-12-28 International Business Machines Corporation Structures including integrated circuits for reducing electromigration effect
JP5097096B2 (ja) 2007-12-28 2012-12-12 パナソニック株式会社 半導体集積回路
US8178908B2 (en) 2008-05-07 2012-05-15 International Business Machines Corporation Electrical contact structure having multiple metal interconnect levels staggering one another
WO2009139457A1 (ja) 2008-05-16 2009-11-19 日本電気株式会社 半導体装置
WO2010013195A1 (en) 2008-07-28 2010-02-04 Nxp B.V. Integrated circuit and method for manufacturing an integrated circuit
WO2010016008A1 (en) 2008-08-05 2010-02-11 Nxp B.V. Ldmos with discontinuous metal stack fingers
GB2466313A (en) 2008-12-22 2010-06-23 Cambridge Silicon Radio Ltd Radio Frequency CMOS Transistor
US8159814B2 (en) 2009-01-19 2012-04-17 International Business Machines Corporation Method of operating transistors and structures thereof for improved reliability and lifetime
JP5801541B2 (ja) 2010-08-17 2015-10-28 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー 半導体装置
US8830720B2 (en) 2010-08-20 2014-09-09 Shine C. Chung Circuit and system of using junction diode as program selector and MOS as read selector for one-time programmable devices
JP5580230B2 (ja) * 2011-02-28 2014-08-27 パナソニック株式会社 半導体装置
US8624335B2 (en) 2011-04-30 2014-01-07 Peregrine Semiconductor Corporation Electronic module metalization system, apparatus, and methods of forming same
US8713498B2 (en) 2011-08-24 2014-04-29 Freescale Semiconductor, Inc. Method and system for physical verification using network segment current
US20130069170A1 (en) 2011-09-19 2013-03-21 Texas Instruments Incorporated Illumination and design rule method for double patterned slotted contacts
KR101895469B1 (ko) 2012-05-18 2018-09-05 삼성전자주식회사 입력 버퍼
EP2738809A3 (en) 2012-11-30 2017-05-10 Enpirion, Inc. Semiconductor device including gate drivers around a periphery thereof
US9235674B2 (en) 2013-03-05 2016-01-12 Oracle International Corporation Mitigating electromigration effects using parallel pillars
US9318607B2 (en) 2013-07-12 2016-04-19 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
US9331016B2 (en) 2013-07-25 2016-05-03 Qualcomm Incorporated SOC design with critical technology pitch alignment
US9786663B2 (en) 2013-08-23 2017-10-10 Qualcomm Incorporated Layout construction for addressing electromigration
US9972624B2 (en) 2013-08-23 2018-05-15 Qualcomm Incorporated Layout construction for addressing electromigration

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5903019A (en) * 1996-09-24 1999-05-11 Fujitsu Limited Semiconductor device having a plurality of input/output cell areas with reduced pitches therebetween
TW508798B (en) * 1998-01-26 2002-11-01 Hitachi Ltd Semiconductor integrated circuit device and its manufacturing method
US6252427B1 (en) * 1999-04-27 2001-06-26 Matsushita Electronics Corporation CMOS inverter and standard cell using the same
US6339235B1 (en) * 1999-06-25 2002-01-15 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having a clock network capable of transmitting an internal clock signal with a reduced skew
CN101231993A (zh) * 2007-01-23 2008-07-30 米辑电子股份有限公司 一种线路组件
CN102624377A (zh) * 2011-01-10 2012-08-01 台湾积体电路制造股份有限公司 用于半导体芯片的驱动器

Also Published As

Publication number Publication date
US20180211957A1 (en) 2018-07-26
JP6258499B2 (ja) 2018-01-10
US10600785B2 (en) 2020-03-24
CN105493283A (zh) 2016-04-13
EP3036767A1 (en) 2016-06-29
US9972624B2 (en) 2018-05-15
CN109378311A (zh) 2019-02-22
WO2015027022A1 (en) 2015-02-26
US20200168604A1 (en) 2020-05-28
US20150054568A1 (en) 2015-02-26
CN105493283B (zh) 2018-09-18
US11508725B2 (en) 2022-11-22
JP2016531446A (ja) 2016-10-06
EP3036767B1 (en) 2017-02-01

Similar Documents

Publication Publication Date Title
CN109378311B (zh) 用于解决电迁移的布局构造
US11437375B2 (en) Layout construction for addressing electromigration
CN107750395B (zh) 用于高密度天线保护二极管的电路和布图
US9397101B2 (en) Stacked common gate finFET devices for area optimization
US9640480B2 (en) Cross-couple in multi-height sequential cells for uni-directional M1
CN107112993A (zh) 具有低面积、低功率和低设立时间的时钟门控单元
US11133803B2 (en) Multiple via structure for high performance standard cells
CN105453263A (zh) 具有关键技术节距对准的soc设计
CN107743603B (zh) 反馈锁存器电路
US9577639B1 (en) Source separated cell

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TG01 Patent term adjustment
TG01 Patent term adjustment