CN106653695A - 一种低温多晶硅阵列基板及其制作方法 - Google Patents

一种低温多晶硅阵列基板及其制作方法 Download PDF

Info

Publication number
CN106653695A
CN106653695A CN201611224492.8A CN201611224492A CN106653695A CN 106653695 A CN106653695 A CN 106653695A CN 201611224492 A CN201611224492 A CN 201611224492A CN 106653695 A CN106653695 A CN 106653695A
Authority
CN
China
Prior art keywords
layer
type double
gate structure
light
silicon pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201611224492.8A
Other languages
English (en)
Other versions
CN106653695B (zh
Inventor
郭远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN201611224492.8A priority Critical patent/CN106653695B/zh
Priority to US15/327,459 priority patent/US10134907B2/en
Priority to PCT/CN2016/112991 priority patent/WO2018119866A1/zh
Publication of CN106653695A publication Critical patent/CN106653695A/zh
Application granted granted Critical
Publication of CN106653695B publication Critical patent/CN106653695B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02672—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66484—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with multiple gate, at least one gate being an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7831—Field effect transistors with field effect produced by an insulated gate with multiple gate structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供了一种低温多晶硅阵列基板及其制作方法，该方法包括：在玻璃基底上形成遮光层；在所述遮光层及裸露的玻璃基底上形成缓冲层，并在所述缓冲层上形成U型多晶硅图案；对位于显示区域的所述U型多晶硅图案进行沟道掺杂处理；对位于显示区域的进行沟道掺杂处理之后的所述U型多晶硅图案进行N+重掺杂处理；在所述NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的所述U型多晶硅图案上形成栅绝缘层并蚀刻第一过孔后，在所述栅绝缘层上形成栅极线、所述N型双栅结构晶体管的源极及轻掺杂区；对非显示区域的所述U型多晶硅图案进行P+重掺杂处理。本发明可以缩短阵列基板的制程。

Description

一种低温多晶硅阵列基板及其制作方法
技术领域
本发明属于阵列基板制作技术领域，具体地说，尤其涉及一种低温多晶硅阵列基板及其制作方法。
背景技术
近年来，LTPS(Low Temperature Poly-silicon，低温多晶硅)技术不断发展。采用LTPS工艺技术生产的液晶面板，有利于提高面板开口率，使显示器亮度提升、耗电降低，适用于生产更轻薄、低耗电、高分辨率的产品。
由于高分辨率及高性能需求，目前传统LTPS工艺相比薄膜晶体管液晶显示器需要高达12道工艺才能实现阵列基板的整体制程，制程过多会造成生产时间及生产成本的大幅升高，且工艺复杂化于制程中更易发生异常。
发明内容
为解决以上问题，本发明提供了一种低温多晶硅阵列基板及其制作方法，用以缩短阵列基板的制程。
根据本发明的一个方面，提供了一种用于制作低温多晶硅阵列基板的方法，包括：
在玻璃基底上形成遮光层，其中，所述遮光层包括阵列排布的遮光图案，沿列方向在每行间隔设置的遮光图案的两侧对称设置有一个延伸部，并且沿列方向的遮光图案形状相同；
在所述遮光层及裸露的玻璃基底上形成缓冲层，并在所述缓冲层上形成U型多晶硅图案，其中，所述U型多晶硅图案的两对边由行方向相邻的两个遮光图案进行遮光；
对位于显示区域的所述U型多晶硅图案进行沟道掺杂处理；
对位于显示区域的进行沟道掺杂处理之后的所述U型多晶硅图案进行N+重掺杂处理，用以形成N型双栅结构晶体管的两个NMOS沟道及源极区和漏极区，其中，两个所述NMOS沟道各对应所述U型多晶硅图案的一个对边；
在所述NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的所述U型多晶硅图案上形成栅绝缘层并蚀刻第一过孔后，在所述栅绝缘层上形成栅极线、所述N型双栅结构晶体管的源极及轻掺杂区，其中，所述N型双栅结构晶体管的源极通过所述第一过孔与对应的遮光图案连接；
对非显示区域的所述U型多晶硅图案进行P+重掺杂处理，以形成P型双栅结构晶体管的两个PMOS沟道及源极区和漏极区，其中，两个所述PMOS沟道各对应所述U型多晶硅图案的一个对边。
根据本发明的一个实施例，在所述遮光层及裸露的玻璃基底上形成缓冲层，并在所述缓冲层上形成U型多晶硅图案，进一步包括以下步骤：
在所述遮光层及裸露的玻璃基底上沉积一层缓冲材料以形成缓冲层；
在所述缓冲层上沉积单晶硅材料并进行结晶处理以形成所述U型多晶硅图案。
根据本发明的一个实施例，在所述NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的所述U型多晶硅图案上形成栅绝缘层并蚀刻第一过孔后，在所述栅绝缘层上形成栅极线、所述N型双栅结构晶体管的源极和漏极及轻掺杂区进一步包括以下步骤：
在所述N型双栅结构晶体管的两个NMOS沟道及源极区和漏极区、裸露的缓冲层及非显示区域的U型多晶硅图案上沉积一层绝缘材料以形成栅绝缘层；
在所述栅绝缘层上对应所述延伸部的位置蚀刻两个连通至对应遮光图案的延伸部的第一过孔；
在所述栅绝缘层上沉积金属材料并进行蚀刻处理以形成栅极线、所述N型双栅结构晶体管的源极和漏极，其中，所述N型双栅结构晶体管的源极通过一个所述第一过孔连接对应的遮光图案和NMOS沟道的源极区；
对所述N型双栅结构晶体管进行N-轻掺杂处理以形成位于NMOS沟道两侧的轻掺杂区。
根据本发明的一个实施例，所述栅极线沿沿行方向设置，并且将所述栅极线的宽度设置为等于所述NMOS沟道的长度。
根据本发明的一个实施例，所述N型双栅结构晶体管的源极通过对应的所述遮光图案及另一个所述第一过孔连接相邻列方向的所述N型双栅结构晶体管的源极。
根据本发明的一个实施例，所述遮光层采用金属材料制成。
根据本发明的一个实施例，所述延伸部设置为与所述N型双栅结构晶体管的源极的线宽相等。
根据本发明的一个实施例，所述U型多晶硅图案的开口方向设置为相同。
根据本发明的一个实施例，形成所述P型双栅结构晶体管的两个PMOS沟道及源极区和漏极区之后还进一步包括：
在所述N型双栅结构晶体管及裸露的栅绝缘层上形成平坦层；
在所述平坦层上形成公共电极层；
在所述公共电极层上形成钝化层并蚀刻连通至所述N型双栅晶体管的漏极的第二过孔；
在所述钝化层上形成像素电极层，并通过第二过孔连接所述N型双栅晶体管的漏极区。
根据本发明的另一个方面，还提供了一种采用以上所述方法制作的低温多晶硅阵列基板。
本发明的有益效果：
本发明所述的方法在不改变薄膜晶体管结构，不降低产品分辨率、穿透率及性能的前提下，将整体制程缩短至10道，大大缩短了生产成本及生产时间。
本发明的其它特征和优点将在随后的说明书中阐述，并且，部分地从说明书中变得显而易见，或者通过实施本发明而了解。本发明的目的和其他优点可通过在说明书、权利要求书以及附图中所特别指出的结构来实现和获得。
附图说明
为了更清楚地说明本发明实施例中的技术方案，下面将对实施例描述中所需要的附图做简单的介绍：
图1是根据本发明的一个实施例的方法流程图；
图2a是根据本发明的一个实施例的遮光图案示意图；
图2b是根据本发明的一个实施例的U型多晶硅图案示意图；
图2c是根据本发明的一个实施例的形成源漏极之后的基板示意图；
图2d是根据本发明的一个实施例的低温多晶硅阵列基板示意图。
具体实施方式
以下将结合附图及实施例来详细说明本发明的实施方式，借此对本发明如何应用技术手段来解决技术问题，并达成技术效果的实现过程能充分理解并据以实施。需要说明的是，只要不构成冲突，本发明中的各个实施例以及各实施例中的各个特征可以相互结合，所形成的技术方案均在本发明的保护范围之内。
如图1所示为根据本发明的一个实施例的方法流程图，以下参考图1来对本发明进行详细说明。
首先，在步骤S101中，在玻璃基底上形成遮光层，其中，遮光层包括阵列排布的遮光图案，沿列方向在每行间隔设置的遮光图案的两侧对称设置有一个延伸部，并且沿列方向的遮光图案形状相同。
具体的，遮光层主要用于对阵列基板上显示区域的沟道区进行遮光，所以将遮光层的遮光图案设置于显示区域上，对于非显示区域可不需设置。在形成该遮光层时，通常先在玻璃基底上沉积一层金属材料，然后对该层金属材料再进行蚀刻处理以形成遮光层。如图2a所示，该遮光层设置为包括阵列排布的遮光图案11和遮光图案12，并且每行间隔设置的遮光图案11沿列方向两侧对称设置有一个延伸部111和112，每列遮光图案的形状相同。此处的行方向定义为面对阵列基板的水平方向。
接下来，在步骤S102中，在遮光层及裸露的玻璃基底上形成缓冲层，并在缓冲层上形成U型多晶硅图案，其中，U型多晶硅图案的两对边由行方向相邻的两个遮光图案进行遮光。
具体的，首先在遮光层及裸露的玻璃基底上沉积一层缓冲材料以形成缓冲层，用以屏蔽玻璃基底自身缺陷导致的器件不良，通常可采用PECVD工艺沉积SiO2材料形成缓冲层。接着，在缓冲层上沉积单晶硅材料，并进行结晶处理形成U型多晶硅图案。具体的，可采用ELA工艺形成U型多晶硅图案21。如图2b所示，U型多晶硅图案21的两对边211和212由行方向相邻的两个遮光图案进行遮光。
接下来，在步骤S103中，对位于显示区域的U型多晶硅图案进行沟道掺杂处理。具体的，采用硼离子对U型多晶硅图案进行轻掺杂处理，用于调整后续形成的N型沟道区的阈值电压，该掺杂处理过程可对整个显示区域的U型多晶硅图案21进行。
接下来，在步骤S104中，对位于显示区域的进行沟道掺杂处理之后的U型多晶硅图案进行N+重掺杂处理，用以形成N型双栅结构晶体管的两个NMOS沟道及源极区和漏极区。其中，NMOS沟道由遮光图案进行遮光。具体的，如图2b所示，对应于遮光图案11形成一个NMOS沟道，对应于遮光图案12形成另一个NMOS沟道，源极区和漏极区对应U型多晶硅图案的两对边的末端。
接下来，在步骤S105中，在NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的U型多晶硅图案上形成栅绝缘层并蚀刻第一过孔后，在栅绝缘层上形成栅极线、N型双栅结构晶体管的源极及轻掺杂区213，其中，源极通过第一过孔与对应的遮光图案连接。
具体的，首先，在NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的U型多晶硅图案上沉积一层绝缘材料以形成栅绝缘层GI。这样就在结束步骤S105之后的基板上一整面设置一层栅绝缘层。此处通常采用SiNx材料形成栅绝缘层。接着，在该栅绝缘层上对应延伸部的位置蚀刻连通至对应遮光图案延伸部111和112的第一过孔(未示出)，接着，在栅绝缘层上沉积金属材料并进行蚀刻处理以形成栅极线31和源极321，而对N型双栅结构晶体管的漏极区不做处理。其中，N型双栅结构晶体管的源极321通过一个第一过孔连接对应的遮光图案和NMOS沟道的源极区，通过同一遮光图案及另一个第一过孔连接相邻列方向的N型双栅结构晶体管的源极322。这样就可以采用遮光图案传输数据信号，而不需要额外设置数据线。
将栅极线31沿行方向设置，并与NMOS沟道重叠设置，使得NMOS沟道的长度等于栅极线的宽度。最后，对显示区域的U型多晶硅图案进行N-轻掺杂处理以形成沟道区两侧的轻掺杂区，用于减轻NMOS沟道的热载流子效应。
为设计方便，将延伸部111和112设置为与N型双栅结构晶体管源极的线宽相等，并且将所有的U型多晶硅图案的开口方向设置为相同，如图2b和图2c所示。
接下来，在步骤S106中，对非显示区域的U型多晶硅图案进行P+重掺杂处理以形成P型双栅结构晶体管的两个PMOS沟道及源极区和漏极区，其中，两个PMOS沟道各对应U型多晶硅图案的一个对边。P型双栅结构晶体管的源极区和漏极区分别位于U型多晶硅图案两对边的末端处。
接下来，在步骤S107中，在N型双栅结构晶体管及裸露的栅绝缘层上形成平坦层。具体的，在N型双栅结构晶体管及裸露的栅绝缘层上沉积一层平坦化绝缘层材料形成平坦层。
接下来，在步骤S108中，在平坦层上形成公共电极层。具体的，在平坦层上沉积导电材料并进行处理形成公共电极图案。
接下来，在步骤S109中，在公共电极层上形成钝化层并蚀刻连通至N型双栅晶体管的漏极的第二过孔。具体的，如图2d所示，在公共电极层上沉积钝化材料形成钝化层，并在该层进行蚀刻处理形成连接连通至N型双栅晶体管的漏极的第二过孔41。
最后，在步骤S110中，在钝化层上形成像素电极层，并通过第二过孔41连接N型双栅晶体管的漏极区。具体的，在钝化层上沉积一层氧化铟锡材料并进行处理形成像素电极层，该像素电极层通过第二过孔41与N型双栅晶体管的漏极区连接。需注意的是，蚀刻第二过孔41时经过公共电极层，需对该第二过孔贯穿公共电极处进行处理，以防止像素电极与公共电极连接。
本发明所述的方法在不改变TFT结构，不降低产品分辨率，穿透率及性能的前提下，将整体制程缩短至10道，大大缩短了生产成本及生产时间。
根据本发明的另一个方面，还提供了一种低温多晶硅阵列基板，该阵列基板采用以上所述的方法制成，在不改变薄膜晶体管的结构，不降低产品分辨率，穿透率及性能的前提下，将整体制程缩短至10道，大大缩短了生产成本及生产时间。
虽然本发明所公开的实施方式如上，但所述的内容只是为了便于理解本发明而采用的实施方式，并非用以限定本发明。任何本发明所属技术领域内的技术人员，在不脱离本发明所公开的精神和范围的前提下，可以在实施的形式上及细节上作任何的修改与变化，但本发明的专利保护范围，仍须以所附的权利要求书所界定的范围为准。

Claims (10)

1.一种用于制作低温多晶硅阵列基板的方法，包括：
在玻璃基底上形成遮光层，其中，所述遮光层包括阵列排布的遮光图案，沿列方向在每行间隔设置的遮光图案的两侧对称设置有一个延伸部，并且沿列方向的遮光图案形状相同；
在所述遮光层及裸露的玻璃基底上形成缓冲层，并在所述缓冲层上形成U型多晶硅图案，其中，所述U型多晶硅图案的两对边由行方向相邻的两个遮光图案进行遮光；
对位于显示区域的所述U型多晶硅图案进行沟道掺杂处理；
对位于显示区域的进行沟道掺杂处理之后的所述U型多晶硅图案进行N+重掺杂处理，用以形成N型双栅结构晶体管的两个NMOS沟道及源极区和漏极区，其中，两个所述NMOS沟道各对应所述U型多晶硅图案的一个对边；
在所述NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的所述U型多晶硅图案上形成栅绝缘层并蚀刻第一过孔后，在所述栅绝缘层上形成栅极线、所述N型双栅结构晶体管的源极及轻掺杂区，其中，所述N型双栅结构晶体管的源极通过所述第一过孔与对应的遮光图案连接；
对非显示区域的所述U型多晶硅图案进行P+重掺杂处理，以形成P型双栅结构晶体管的两个PMOS沟道及源极区和漏极区，其中，两个所述PMOS沟道各对应所述U型多晶硅图案的一个对边。
2.根据权利要求1所述的方法，其特征在于，在所述遮光层及裸露的玻璃基底上形成缓冲层，并在所述缓冲层上形成U型多晶硅图案，进一步包括以下步骤：
在所述遮光层及裸露的玻璃基底上沉积一层缓冲材料以形成缓冲层；
在所述缓冲层上沉积单晶硅材料并进行结晶处理以形成所述U型多晶硅图案。
3.根据权利要求2所述的方法，其特征在于，在所述NMOS沟道及对应的源极区和漏极区、裸露的缓冲层及非显示区域的所述U型多晶硅图案上形成栅绝缘层并蚀刻第一过孔后，在所述栅绝缘层上形成栅极线、所述N型双栅结构晶体管的源极和漏极及轻掺杂区进一步包括以下步骤：
在所述N型双栅结构晶体管的两个NMOS沟道及源极区和漏极区、裸露的缓冲层及非显示区域的U型多晶硅图案上沉积一层绝缘材料以形成栅绝缘层；
在所述栅绝缘层上对应所述延伸部的位置蚀刻两个连通至对应遮光图案的延伸部的第一过孔；
在所述栅绝缘层上沉积金属材料并进行蚀刻处理以形成栅极线、所述N型双栅结构晶体管的源极和漏极，其中，所述N型双栅结构晶体管的源极通过一个所述第一过孔连接对应的遮光图案和NMOS沟道的源极区；
对所述N型双栅结构晶体管进行N-轻掺杂处理以形成位于NMOS沟道两侧的轻掺杂区。
4.根据权利要求3所述的方法，其特征在于，所述栅极线沿沿行方向设置，并且将所述栅极线的宽度设置为等于所述NMOS沟道的长度。
5.根据权利要求3所述的方法，其特征在于，所述N型双栅结构晶体管的源极通过对应的所述遮光图案及另一个所述第一过孔连接相邻列方向的所述N型双栅结构晶体管的源极。
6.根据权利要求3所述的方法，其特征在于，所述遮光层采用金属材料制成。
7.根据权利要求3所述的方法，其特征在于，所述延伸部设置为与所述N型双栅结构晶体管的源极的线宽相等。
8.根据权利要求1所述的方法，其特征在于，所述U型多晶硅图案的开口方向设置为相同。
9.根据权利要求1所述的方法，其特征在于，形成所述P型双栅结构晶体管的两个PMOS沟道及源极区和漏极区之后还进一步包括：
在所述N型双栅结构晶体管及裸露的栅绝缘层上形成平坦层；
在所述平坦层上形成公共电极层；
在所述公共电极层上形成钝化层并蚀刻连通至所述N型双栅晶体管的漏极的第二过孔；
在所述钝化层上形成像素电极层，并通过第二过孔连接所述N型双栅晶体管的漏极区。
10.一种采用如权利要求1-9中任一项所述方法制作的低温多晶硅阵列基板。
CN201611224492.8A 2016-12-27 2016-12-27 一种低温多晶硅阵列基板及其制作方法 Active CN106653695B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201611224492.8A CN106653695B (zh) 2016-12-27 2016-12-27 一种低温多晶硅阵列基板及其制作方法
US15/327,459 US10134907B2 (en) 2016-12-27 2016-12-29 Low temperature polysilicon array substrate and method for manufacturing the same
PCT/CN2016/112991 WO2018119866A1 (zh) 2016-12-27 2016-12-29 一种低温多晶硅阵列基板及其制作方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611224492.8A CN106653695B (zh) 2016-12-27 2016-12-27 一种低温多晶硅阵列基板及其制作方法

Publications (2)

Publication Number Publication Date
CN106653695A true CN106653695A (zh) 2017-05-10
CN106653695B CN106653695B (zh) 2018-07-06

Family

ID=58831374

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611224492.8A Active CN106653695B (zh) 2016-12-27 2016-12-27 一种低温多晶硅阵列基板及其制作方法

Country Status (3)

Country Link
US (1) US10134907B2 (zh)
CN (1) CN106653695B (zh)
WO (1) WO2018119866A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108447873A (zh) * 2018-03-19 2018-08-24 武汉华星光电技术有限公司 一种阵列基板及制备方法
CN109346482A (zh) * 2018-09-30 2019-02-15 武汉华星光电技术有限公司 薄膜晶体管阵列基板及其制造方法、显示面板
CN112102739A (zh) * 2020-09-16 2020-12-18 武汉华星光电技术有限公司 一种电子设备

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20060017965A (ko) * 2004-08-23 2006-02-28 삼성전자주식회사 박막 트랜지스터 표시판 및 그 제조 방법
CN105006486A (zh) * 2014-04-24 2015-10-28 Nlt科技股份有限公司 薄膜晶体管以及显示装置
CN105206219A (zh) * 2015-09-01 2015-12-30 友达光电股份有限公司 主动元件阵列基板
CN105336683A (zh) * 2015-09-30 2016-02-17 武汉华星光电技术有限公司 一种ltps阵列基板及其制作方法、显示装置
CN205657056U (zh) * 2016-04-19 2016-10-19 厦门天马微电子有限公司 阵列基板与显示装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100592181C (zh) * 2007-05-30 2010-02-24 北京京东方光电科技有限公司 一种可修复的像素结构
US20100283059A1 (en) * 2008-04-08 2010-11-11 Makoto Nakazawa Semiconductor device and method for manufacturing same
CN104600079B (zh) * 2014-12-30 2017-09-22 厦门天马微电子有限公司 一种液晶显示装置、薄膜晶体管阵列基板及其制作方法
CN105097675B (zh) * 2015-09-22 2018-01-30 深圳市华星光电技术有限公司 阵列基板及其制备方法
CN106206622B (zh) * 2016-09-23 2019-05-10 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20060017965A (ko) * 2004-08-23 2006-02-28 삼성전자주식회사 박막 트랜지스터 표시판 및 그 제조 방법
CN105006486A (zh) * 2014-04-24 2015-10-28 Nlt科技股份有限公司 薄膜晶体管以及显示装置
CN105206219A (zh) * 2015-09-01 2015-12-30 友达光电股份有限公司 主动元件阵列基板
CN105336683A (zh) * 2015-09-30 2016-02-17 武汉华星光电技术有限公司 一种ltps阵列基板及其制作方法、显示装置
CN205657056U (zh) * 2016-04-19 2016-10-19 厦门天马微电子有限公司 阵列基板与显示装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108447873A (zh) * 2018-03-19 2018-08-24 武汉华星光电技术有限公司 一种阵列基板及制备方法
CN109346482A (zh) * 2018-09-30 2019-02-15 武汉华星光电技术有限公司 薄膜晶体管阵列基板及其制造方法、显示面板
CN109346482B (zh) * 2018-09-30 2024-01-05 武汉华星光电技术有限公司 薄膜晶体管阵列基板及其制造方法、显示面板
CN112102739A (zh) * 2020-09-16 2020-12-18 武汉华星光电技术有限公司 一种电子设备

Also Published As

Publication number Publication date
US10134907B2 (en) 2018-11-20
WO2018119866A1 (zh) 2018-07-05
US20180212063A1 (en) 2018-07-26
CN106653695B (zh) 2018-07-06

Similar Documents

Publication Publication Date Title
CN105390451B (zh) 低温多晶硅tft基板的制作方法
EP2736077B1 (en) Array substrate and method for fabricating array substrate, and display device
CN101840865B (zh) 一种薄膜晶体管的制造方法及用该方法制造的晶体管
CN105702623B (zh) Tft阵列基板的制作方法
CN106531692A (zh) 阵列基板的制备方法、阵列基板及显示装置
CN105097675A (zh) 阵列基板及其制备方法
CN103022145B (zh) 阵列基板、显示装置及制备方法
CN103472646A (zh) 一种阵列基板及其制备方法和显示装置
CN105789117B (zh) Tft基板的制作方法及制得的tft基板
CN102651403A (zh) 薄膜晶体管、阵列基板及其制造方法和显示面板
CN105070764A (zh) Tft、阵列基板、显示装置及tft的制备方法
CN104600030A (zh) 阵列基板及其制作方法、显示装置
CN104282696A (zh) 一种阵列基板及其制作方法、显示装置
CN106653695B (zh) 一种低温多晶硅阵列基板及其制作方法
CN107068613A (zh) Oled显示装置的阵列基板及其制作方法
CN105679705B (zh) 阵列基板的制作方法
CN203480182U (zh) 一种阵列基板和显示装置
CN104733323A (zh) 一种低温多晶硅薄膜晶体管的制造方法
CN106783734B (zh) 一种低温多晶硅阵列基板及其制作方法
US10629746B2 (en) Array substrate and manufacturing method thereof
CN104538354B (zh) 一种ltps tft像素单元及其制造方法
CN108538861A (zh) 阵列基板及其制造方法、显示面板
KR0124958B1 (ko) 액정용 박막트랜지스터 및 그 제조방법
CN204130536U (zh) 一种阵列基板及显示装置
CN105242435A (zh) 阵列基板及制作方法、液晶显示面板

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant