CN106575525A - 半导体存储装置 - Google Patents
半导体存储装置 Download PDFInfo
- Publication number
- CN106575525A CN106575525A CN201480081431.3A CN201480081431A CN106575525A CN 106575525 A CN106575525 A CN 106575525A CN 201480081431 A CN201480081431 A CN 201480081431A CN 106575525 A CN106575525 A CN 106575525A
- Authority
- CN
- China
- Prior art keywords
- data
- transistor
- data latches
- converter
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/564—Miscellaneous aspects
- G11C2211/5642—Multilevel memory with buffers, latches, registers at input or output
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/564—Miscellaneous aspects
- G11C2211/5647—Multilevel memory with bit inversion arrangement
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2014/072611 WO2016031023A1 (ja) | 2014-08-28 | 2014-08-28 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106575525A true CN106575525A (zh) | 2017-04-19 |
CN106575525B CN106575525B (zh) | 2020-09-25 |
Family
ID=55398961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201480081431.3A Active CN106575525B (zh) | 2014-08-28 | 2014-08-28 | 半导体存储装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10049751B2 (zh) |
CN (1) | CN106575525B (zh) |
TW (1) | TWI549133B (zh) |
WO (1) | WO2016031023A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109411003A (zh) * | 2017-08-17 | 2019-03-01 | 东芝存储器株式会社 | 半导体存储装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11862287B2 (en) * | 2021-08-06 | 2024-01-02 | Macronix International Co., Ltd. | Managing page buffer circuits in memory devices |
JP2023045647A (ja) | 2021-09-22 | 2023-04-03 | キオクシア株式会社 | 半導体記憶装置 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5539691A (en) * | 1994-06-14 | 1996-07-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device and method for reading and writing data therein |
CN1591690A (zh) * | 2003-04-25 | 2005-03-09 | 株式会社东芝 | 半导体集成电路装置和ic卡 |
CN101023237A (zh) * | 2004-06-10 | 2007-08-22 | 飞思卡尔半导体公司 | 具有数据保持锁存器的存储器设备 |
CN101720484A (zh) * | 2007-05-04 | 2010-06-02 | 莫塞德技术公司 | 具有双重功能的多级单元存取缓冲器 |
US20100259972A1 (en) * | 2009-04-08 | 2010-10-14 | Fujitsu Microelectronics Limited | Semiconductor memory and system |
US7876619B2 (en) * | 2008-02-13 | 2011-01-25 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
JP2011129176A (ja) * | 2009-12-15 | 2011-06-30 | Toshiba Corp | 不揮発性半導体記憶装置 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3220027B2 (ja) | 1996-11-01 | 2001-10-22 | 日本電気株式会社 | 半導体記憶装置 |
JP3886673B2 (ja) | 1999-08-06 | 2007-02-28 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US6536003B1 (en) * | 2000-02-08 | 2003-03-18 | Infineon Technologies Ag | Testable read-only memory for data memory redundant logic |
US6671204B2 (en) * | 2001-07-23 | 2003-12-30 | Samsung Electronics Co., Ltd. | Nonvolatile memory device with page buffer having dual registers and methods of using the same |
JP4223214B2 (ja) | 2001-11-30 | 2009-02-12 | 株式会社半導体エネルギー研究所 | 半導体装置、画像表示装置、及び電子機器 |
US6768348B2 (en) | 2001-11-30 | 2004-07-27 | Semiconductor Energy Laboratory Co., Ltd. | Sense amplifier and electronic apparatus using the same |
US7349271B2 (en) * | 2005-10-13 | 2008-03-25 | International Business Machines Corporation | Cascaded test circuit with inter-bitline drive devices for evaluating memory cell performance |
ITRM20060074A1 (it) * | 2006-02-15 | 2007-08-16 | Micron Technology Inc | Circuito per dati a latch singolo in un dispositivo di memoria volatile e delle a piu livelli |
TWI459401B (zh) * | 2011-03-09 | 2014-11-01 | Etron Technology Inc | 應用於一記憶體電路內複數個記憶區塊的栓鎖系統 |
KR20130011058A (ko) * | 2011-07-20 | 2013-01-30 | 에스케이하이닉스 주식회사 | 반도체 장치 및 이의 동작방법 |
JP2013062001A (ja) | 2011-09-12 | 2013-04-04 | Toshiba Corp | 半導体記憶装置 |
JP5586666B2 (ja) * | 2012-08-01 | 2014-09-10 | 力晶科技股▲ふん▼有限公司 | 不揮発性半導体記憶装置とその読み出し方法 |
JP5667143B2 (ja) * | 2012-10-11 | 2015-02-12 | ウィンボンド エレクトロニクス コーポレーション | 不揮発性半導体メモリ |
JP2014127220A (ja) * | 2012-12-27 | 2014-07-07 | Toshiba Corp | 半導体記憶装置 |
-
2014
- 2014-08-28 WO PCT/JP2014/072611 patent/WO2016031023A1/ja active Application Filing
- 2014-08-28 CN CN201480081431.3A patent/CN106575525B/zh active Active
- 2014-10-27 TW TW103137070A patent/TWI549133B/zh active
-
2017
- 2017-02-14 US US15/432,287 patent/US10049751B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5539691A (en) * | 1994-06-14 | 1996-07-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device and method for reading and writing data therein |
CN1591690A (zh) * | 2003-04-25 | 2005-03-09 | 株式会社东芝 | 半导体集成电路装置和ic卡 |
CN101023237A (zh) * | 2004-06-10 | 2007-08-22 | 飞思卡尔半导体公司 | 具有数据保持锁存器的存储器设备 |
CN101720484A (zh) * | 2007-05-04 | 2010-06-02 | 莫塞德技术公司 | 具有双重功能的多级单元存取缓冲器 |
US7876619B2 (en) * | 2008-02-13 | 2011-01-25 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US20100259972A1 (en) * | 2009-04-08 | 2010-10-14 | Fujitsu Microelectronics Limited | Semiconductor memory and system |
JP2011129176A (ja) * | 2009-12-15 | 2011-06-30 | Toshiba Corp | 不揮発性半導体記憶装置 |
Non-Patent Citations (1)
Title |
---|
晏莎莎: "低功耗高稳定性八管SRAM单元电路设计", 《中国优秀硕士学位论文全文数据库信息科技辑》 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109411003A (zh) * | 2017-08-17 | 2019-03-01 | 东芝存储器株式会社 | 半导体存储装置 |
CN109411003B (zh) * | 2017-08-17 | 2022-11-11 | 铠侠股份有限公司 | 半导体存储装置 |
Also Published As
Publication number | Publication date |
---|---|
WO2016031023A1 (ja) | 2016-03-03 |
CN106575525B (zh) | 2020-09-25 |
US20170154658A1 (en) | 2017-06-01 |
TW201608571A (zh) | 2016-03-01 |
US10049751B2 (en) | 2018-08-14 |
TWI549133B (zh) | 2016-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10242746B2 (en) | Shielded vertically stacked data line architecture for memory | |
CN107767905B (zh) | 分段式存储器及操作 | |
US8432727B2 (en) | Invalid write prevention for STT-MRAM array | |
US9263144B2 (en) | Semiconductor memory device | |
US8045371B2 (en) | Magnetic storage device having a buffer track and storage tracks, and method of operating the same | |
CN101461011A (zh) | Nand架构存储器装置及操作 | |
US8072823B2 (en) | Semiconductor memory device | |
US11514952B2 (en) | Memory device with strap cells | |
CN103778960A (zh) | 用于电阻型存储器的感测放大器中的写驱动器 | |
CN107430881A (zh) | 半导体存储装置 | |
CN106575525A (zh) | 半导体存储装置 | |
US9208830B2 (en) | Semiconductor memory device | |
US9672922B2 (en) | Non-volatile semiconductor memory device | |
CN109658965A (zh) | 半导体存储装置 | |
US20140063963A1 (en) | Semiconductor memory device | |
CN105097012B (zh) | 存储器结构 | |
CN101359507B (zh) | 基于低压工艺的非挥发性存储器单元及阵列和操作方法 | |
EP1783776A1 (en) | Semiconductor memory device | |
US10984874B1 (en) | Differential dbus scheme for low-latency random read for NAND memories | |
US8995214B2 (en) | Nonvolatile semiconductor memory | |
JP4184745B2 (ja) | 半導体記憶装置 | |
US9230653B2 (en) | Semiconductor memory device | |
JP2020102289A (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20170731 Address after: Tokyo, Japan Applicant after: TOSHIBA MEMORY Corp. Address before: Tokyo, Japan Applicant before: Toshiba Corp. |
|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo Patentee before: Pangea Co.,Ltd. Address after: Tokyo Patentee after: Kaixia Co.,Ltd. Address before: Tokyo Patentee before: TOSHIBA MEMORY Corp. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20211115 Address after: Tokyo Patentee after: Pangea Co.,Ltd. Address before: Tokyo Patentee before: TOSHIBA MEMORY Corp. |