CN106098646A - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN106098646A
CN106098646A CN201610268559.1A CN201610268559A CN106098646A CN 106098646 A CN106098646 A CN 106098646A CN 201610268559 A CN201610268559 A CN 201610268559A CN 106098646 A CN106098646 A CN 106098646A
Authority
CN
China
Prior art keywords
conductor layer
semiconductor device
volume
insulation board
circuit pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610268559.1A
Other languages
English (en)
Other versions
CN106098646B (zh
Inventor
吉田博
大坪义贵
石桥秀俊
中原贤太
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN106098646A publication Critical patent/CN106098646A/zh
Application granted granted Critical
Publication of CN106098646B publication Critical patent/CN106098646B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0209—External configuration of printed circuit board adapted for heat dissipation, e.g. lay-out of conductors, coatings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83417—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/83424—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09136—Means for correcting warpage
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/098—Special shape of the cross-section of conductors, e.g. very thick plated conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2009—Reinforced areas, e.g. for a specific part of a flexible printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0369—Etching selective parts of a metal substrate through part of its thickness, e.g. using etch resist
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps
    • H05K3/4015—Surface contacts, e.g. bumps using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Geometry (AREA)
  • Ceramic Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

本发明提供一种具有高散热性且能够对以热应力为起因的翘曲进行抑制的半导体装置。第1导体层(4)设置在绝缘板(12)的第1面(S1)之上，具有第1体积。第2导体层(2)设置在绝缘板(12)的第2面(S2)之上，具有第2体积。第3导体层(3)设置在绝缘板(12)的第2面(S2)之上，具有第3体积。第3导体层具有比第2导体层厚的安装区域(3M)。第2体积及第3体积之和大于或等于第1体积的70％且小于或等于130％。半导体芯片(1)设置在安装区域(3M)之上。封装部(10)由绝缘体制成，在壳体(9)内将半导体芯片(1)封装。

Description

半导体装置
技术领域
本发明涉及一种半导体装置，特别涉及具有在电路基板之上设置的半导体芯片的半导体装置。
背景技术
为了实现低碳社会，在半导体装置的领域，对能够有助于能量效率的提高的功率设备的期待提高。功率设备领域所使用的半导体芯片不断地高集成化，另外，变得以更高速进行动作。因此，半导体芯片的功率密度变高，另外，其发热量也变大。与之相对应地，对半导体装置要求高的散热性能。散热性能大幅依赖于安装半导体芯片的电路基板。
根据日本特开2007-134563号公报(专利文献1)，公开了一种电路基板，其具有陶瓷基板和利用蚀刻形成的金属电路图案。在陶瓷基板的背面接合金属层。该金属层用于在该金属层之上接合散热板。另外，在该公报中，鉴于在功率模块的功率部和控制部流过元件的电流量不同这一点，指出了需要在1个基板之上形成金属电路厚的部分和薄的部分。
根据日本特开2007-201346号公报(专利文献2)，指出了金属化层(金属层)与散热器(散热板)经由焊料接合的情况下的问题。具体地说，指出了由于焊料层的存在而不能充分地发挥散热器的散热性。因此，在该公报记载的技术中，在陶瓷基板的表面形成由金属颗粒成分的烧结体构成的厚膜的散热性导体电路。
专利文献1：日本特开2007-134563号公报
专利文献2：日本特开2007-201346号公报
关于电路基板，电路图案与支撑该电路图案的绝缘板由不同的材料制成。因此，如果半导体装置的温度变化，则以不同材料间的热膨胀系数的差异为起因，电路基板发生翘曲。在上述各公报记载的技术中，未考虑抑制电路基板的翘曲。
发明内容
本发明就是为了解决如上述的课题而提出的，其目的在于提供一种具有高散热性且能够对以热应力为起因的翘曲进行抑制的半导体装置。
本发明的半导体装置具有：壳体、外部端子、绝缘板、第1导体层、第2导体层、第3导体层、半导体芯片、封装部、以及配线部。外部端子安装于壳体。绝缘板具有第1面和与第1面相反的被壳体包围的第2面。第1导体层设置在绝缘板的第1面之上，由一种导体材料制成，具有第1体积。第2导体层设置在绝缘板的第2面之上，由一种导体材料制成，具有第2体积。第3导体层与第2导体层分离地设置在绝缘板的第2面之上，由一种导体材料制成，具有第3体积。第3导体层具有比第2导体层厚的安装区域。第2体积及第3体积之和大于或等于第1体积的70%且小于或等于130%。半导体芯片设置在第3导体层之上。封装部由绝缘体制成，在壳体内将半导体芯片封装。配线部穿过封装部内，将外部端子及第2导体层中的至少某个与半导体芯片短接。
发明的效果
根据本发明，半导体芯片配置在比第2导体层厚的安装区域之上，从而相比于安装区域具有与第2导体层的厚度相同的厚度的情况，能够提高散热性，特别是能够抑制瞬态热阻。另外，在绝缘板的第2面之上设置的第2及第3导体层的体积之和大于或等于在绝缘板的第1面之上设置的第1导体层的体积的70%且小于或等于130%，从而绝缘板的第1面侧的热应力与第2面侧的热应力之间的差异变小。由此，能够抑制绝缘板的翘曲。综上所述，得到具有高散热性且能够对以热应力为起因的翘曲进行抑制的半导体装置。
附图说明
图1是示意性地表示本发明的实施方式1中的半导体装置的结构的剖视图。
图2表示图1的半导体装置所具有的电路基板的结构，是沿图3的线II—II的示意剖视图。
图3是示意性地表示图1的半导体装置所具有的电路基板的结构的俯视图。
图4是表示对比例的半导体装置的结构的剖视图。
图5是表示图4的半导体装置的瞬态热阻的例子的曲线图。
图6是表示图1的半导体装置的瞬态热阻的例子的曲线图。
图7是表示体积V2及V3之和相对于体积V1的比率、与绝缘板的翘曲量之间的关系的例子的曲线图。
图8是示意性地表示本发明的实施方式2中的半导体装置所具有的电路基板的结构的剖视图。
图9是示意性地表示本发明的实施方式3中的半导体装置所具有的电路基板的结构的俯视图。
图10是图9的虚线部X的放大图。
图11是沿图10的线XI—XI的示意局部剖视图。
图12是示意性地表示本发明的实施方式4中的半导体装置所具有的电路基板的结构的俯视图。
图13是示意性地表示本发明的实施方式5中的半导体装置所具有的电路基板的结构的俯视图。
图14是图13的虚线部XIV的放大图。
图15是沿图14的线XV—XV的示意局部剖视图。
图16是沿图14的线XVI—XVI的示意局部剖视图。
标号的说明
S1下表面（第1面），S2上表面（第2面），V1～V3第1～第3体积，1半导体芯片，2电路图案（第2导体层），3电路图案（第3导体层），4电路图案（第1导体层），3M安装区域，3S台阶，5a、5b凹坑部，6导线，7信号端子（外部端子），8主端子（外部端子），9壳体，10封装部，11焊料部，12绝缘板，13a、13b狭缝部，101～105电路基板，501半导体装置。
具体实施方式
下面，基于附图对本发明的实施方式进行说明。
<实施方式1>
（结构）
参照图1，本实施方式的半导体装置501具有：壳体9、信号端子7（外部端子）、主端子8（外部端子）、半导体芯片1、焊料部11、封装部10、导线6（配线部）、以及电路基板101。进一步参照图2及图3，电路基板101具有：绝缘板12、电路图案4（第1导体层）、电路图案2（第2导体层）、以及电路图案3（第3导体层）。此外，在图3中，除了电路基板101的形状，还以虚线示出了电路图案3的安装区域3M，另外，以双点划线示出了半导体芯片1。
绝缘板12由例如氧化铝、氮化硅或者氮化铝陶瓷制成。绝缘板12具有下表面S1（第1面）和与下表面S1相反的被壳体9包围的上表面S2（第2面）。
电路图案4设置在绝缘板12的下表面S1之上。也可以在电路图案4之上安装冷却鳍片等冷却器（未图示）。冷却器例如可以通过导热脂进行安装。电路图案2设置在绝缘板12的上表面S2之上。电路图案2成为半导体装置501的电路的一部分。电路图案3与电路图案2分离地设置在绝缘板12的上表面S2之上。电路图案3具有比电路图案2厚的安装区域3M。优选安装区域3M具有大于或等于0.6mm的厚度。电路图案2～4由一种导体材料制成，例如利用铜或者铝制成。此外，在本实施方式中，如图2所示，电路图案3具有平坦的表面，因此不存在沿表示安装区域3M的虚线（图3）的特殊形状。
电路图案4具有体积V1（第1体积），电路图案2具有体积V2（第2体积），电路图案3具有体积V3（第3体积）。体积V2及体积V3之和大于或等于体积V1的70％且小于或等于130％。
半导体芯片1设置在电路图案3的安装区域3M之上。具体地说，半导体芯片1通过焊料部11接合在安装区域3M之上。关于半导体芯片1，典型的是如图3所示，具有拥有4个角的四边形状。
壳体9由绝缘体制成，优选由树脂制成，例如由PPS(PolyPhenylene Sulfide：聚苯硫醚)或者PBT(Polybutylene Terephthalate：聚对苯二甲酸丁二酯)制成。
信号端子7及主端子8安装于壳体9。信号端子7及主端子8用于半导体装置501的与外部的电连接。具体地说，信号端子7用于半导体芯片1的控制信号的输入，主端子8用于半导体芯片1的主电压或主电流的输入输出。
封装部10在壳体9内将半导体芯片1、电路图案2及3封装。封装部10由具有比绝缘板12的线膨胀系数大的线膨胀系数的绝缘体制成，例如由硅凝胶(线膨胀系数200～350ppm/K左右)或者环氧树脂制成。优选封装部10由具有大于或等于9ppm/K且小于或等于12ppm/K的线膨胀系数的热硬化性环氧树脂制成。
导线6穿过封装部10内。导线6将信号端子7、主端子8以及电路图案2中的至少某个与半导体芯片1短接。
(对比例)
参照图4，在对比例的半导体装置500的电路基板100，代替上述电路图案3而设置有电路图案3Z。电路图案3Z及2是通过对利用钎焊剂粘合于绝缘板12的均匀厚度的金属板进行蚀刻而形成的。因此，电路图案3Z具有与电路图案2的厚度相同的厚度。另外，为了使该蚀刻变得容易，该厚度设为小于或等于0.5mm。
图5表示从在电路图案3Z(电路基板100的上表面)之上安装有半导体芯片1的部位向在电路图案4(电路基板100的下表面)之上安装有冷却鳍片(未图示)的部位的散热路径的瞬态热阻、与半导体芯片1的散热时间之间的关系的实验结果。例如0.1秒的瞬态热阻为3.5K/W。作为降低该值的方法，通常将具有作为散热器的功能的其他部件经由焊料搭载至电路图案3之上，或者，在电路图案4之上经由焊料而设置铜基座板。
另外，电路基板通常具有下述结构，即，利用铜(线膨胀系数18ppm/K左右)等的电路图案夹着氮化铝(线膨胀系数4.5ppm/K左右)或氮化硅(线膨胀系数：2.5ppm/K左右)等的绝缘板。即，绝缘板与电路图案之间存在线膨胀系数的失配。因此，可能发生以温度变化为起因的应力即热应力。如果在电路基板100的上表面与下表面之间发生热应力的失衡，则电路基板100发生翘曲。关于包含电路图案2及3Z在内的图案，由于是与半导体装置500所要求的电路相对应地进行图案化，因此并不是存在于绝缘板12的上表面的大部分。另一方面，电路图案4具有单纯地将绝缘板12的背面的大致整体覆盖那样的图案(满铺图案)。如此，由于绝缘板12的下表面之上的电路图案4的面积与绝缘板12的上表面之上的电路图案2及3Z的面积之间的差异大，因此容易在电路基板100发生以热应力为起因的翘曲。
(实施例)
图6表示针对半导体装置501(图1)的、从在电路图案3(电路基板101的上表面)之上安装有半导体芯片1的部位向在电路图案4(电路基板101的下表面)之上安装有冷却鳍片(未图示)的部位的散热路径的瞬态热阻、与半导体芯片1的散热时间之间的关系的实验结果。半导体装置501与半导体装置500相比具有较低的瞬态热阻。例如在0.1秒处，半导体装置500具有瞬态热阻3.5K/W(图5)，而半导体装置501具有瞬态热阻3.0K/W(图6)。
图7表示电路图案2的体积V2及电路图案3的体积V3之和相对于电路图案4的体积V1的比率、与发生由半导体芯片1引起的升温时的绝缘板12的翘曲量之间的关系的实验结果。在这里，正的翘曲表示向绝缘板12的下表面侧(电路图案4侧)的翘曲，负的翘曲表示向绝缘板12的上表面侧(电路图案2及3侧)的翘曲。可知通过将比率设为大于或等于70％能够显著地抑制正的翘曲。另外，可知通过将比率设为小于或等于130％能够显著地抑制负的翘曲。
(效果的总结)
根据本实施方式，半导体芯片1配置在比电路图案2厚的安装区域3M之上，从而相比于安装区域3M具有与电路图案2的厚度相同的厚度的情况，能够提高散热性，特别是能够抑制瞬态热阻。另外，在绝缘板12的上表面S2之上设置的电路图案2及电路图案3的体积之和V2+V3大于或等于在绝缘板12的下表面S1之上设置的电路图案4的体积V1的70％且小于或等于130％，从而绝缘板12的下表面S1侧的热应力与上表面S2侧的热应力之间的差异变小。由此，能够抑制绝缘板12的翘曲。综上所述，得到具有高散热性且能够对以热应力为起因的翘曲进行抑制的半导体装置501。
特别地，在电路图案4之上安装有冷却鳍片的情况下，如果由于电路基板101的翘曲而在电路图案4与冷却鳍片之间产生间隙，则由冷却鳍片实现的冷却效果降低。因此，通过如上所述地抑制翘曲，能够抑制冷却鳍片的冷却效果的降低。
电路图案2比安装区域3M薄。由此，相比于电路图案2也具有与安装区域3M的厚度相同的厚度的情况，能够抑制制造成本。
在电路图案3的安装区域3M具有大于或等于0.6mm的厚度的情况下，电路基板101的散热性更充分地得到提高。
在封装部10由具有大于或等于9ppm/K且小于或等于12ppm/K的线膨胀系数的热硬化性环氧树脂制成的情况下，能够使封装部10的线膨胀系数更接近于具有电路图案4、电路图案2、电路图案3以及绝缘板12的电路基板101的线膨胀系数。由此，能够抑制以温度变化为起因的半导体装置501的翘曲。
关于导线6，由于其整体被约束在封装部10中，因此在热膨胀收缩时与封装部10一起进行伸缩。另一方面，导线6具有与电路基板101接合的端部。因此，在发生以半导体芯片1的发热或者半导体装置501的保存温度的变动为起因的热膨胀收缩时，以电路基板101及封装部10之间的线膨胀系数的差异为起因，有可能对导线6的端部施加大的应力。如上所述，在封装部10由具有大于或等于9ppm/K且小于或等于12ppm/K的线膨胀系数的热硬化性环氧树脂制成的情况下，由于上述的线膨胀系数的差异受到抑制，因此能够对施加于导线6的端部的应力的大小进行抑制。从而，导线6的接合部的寿命提高。
<实施方式2>
参照图8，关于本实施方式的半导体装置的电路基板102，电路图案3在安装区域3M的外侧具有台阶3S。优选如图所示，通过台阶3S，使电路图案3的表面高度从安装区域3M的外侧朝向安装区域3M变高。换言之，关于电路图案3，优选与位于安装区域3M的外侧的外周部相比，安装区域3M更厚。此外，由于上述以外的结构与上述的实施方式1的结构大致相同，因此对相同或相应的要素标注相同的标号，省略重复的说明。
根据本实施方式，在利用焊料部11(图1)进行接合的半导体芯片1的焊接时，能够在台阶3S的部位阻止焊料的流动。由此，在安装区域3M的周围防止焊料不必要地扩展。由此，能够对由焊料部11和封装部10形成的密接性低的界面的面积进行抑制。从而，抑制封装部10从电路图案3的剥离。
<实施方式3>
参照图9～图11，关于本实施方式的半导体装置的电路基板103，电路图案3在安装区域3M的外侧具有凹部。具体地说，电路图案3在安装区域3M的外侧具有凹坑部5a。优选凹坑部5a在深度方向具有倒锥形状(参照图11中的凹坑部5a的下部)。封装部10(图1)进入至凹坑部5a内。此外，由于上述以外的结构与上述的实施方式1的结构大致相同，因此对相同或相应的要素标注相同的标号，省略重复的说明。
根据本实施方式，在形成封装部10时，具体地说，在为了形成封装部10而使树脂流入至电路基板103之上时，封装部10进入至凹坑部5a内。由此，抑制封装部10从电路图案3的剥离。在凹坑部5a具有倒锥形状的情况下，利用其锚固效果，更可靠地抑制剥离。
另外，以半导体芯片1的发热或者半导体装置的保存温度的变动为起因的、电路图案3的边缘附近处的热应力，因为在安装区域3M周围设置的凹坑部5a而得到缓和。由此，缓和对电路图案3的边缘施加的应力。因此，能够抑制以反复施加这样的应力为起因的电路图案3的剥离的发生。
关于导线6(图1)，由于其整体被约束在封装部10(图1)中，因此在热膨胀收缩时与封装部10一起进行伸缩。另一方面，导线6具有与电路基板103(图9)接合的端部。因此，在发生以半导体芯片1的发热或者半导体装置的保存温度的变动为起因的热膨胀收缩时，以电路基板103及封装部10之间的线膨胀系数的差异为起因，有可能对导线6的端部施加大的应力。如上所述，利用凹坑部5a，封装部10与电路基板103相互得到约束，从而在由于半导体装置的温度变化而引起的热膨胀收缩时，抑制封装部10的伸缩与电路基板103的伸缩之间的差异。由此，能够对施加于导线6的端部的应力的大小进行抑制。从而，导线6的接合部的寿命提高。
<实施方式4>
参照图12，关于本实施方式的半导体装置的电路基板104，电路图案3的凹部除了包含所述的凹坑部5a，还包含分别沿半导体芯片1的4个角延伸的4个狭缝部13a。此外，也可以在俯视观察时(图12)，在半导体芯片1与狭缝部13a之间设置有间隔。
此外，由于上述以外的结构与所述的实施方式3的结构大致相同，因此对相同或相应的要素标注相同的标号，省略重复的说明。
根据本实施方式，在利用焊料部11(图1)进行接合的半导体芯片1的焊接时，能够在半导体芯片1的4个角的附近处利用狭缝部13a(图12)阻止焊料的流动。由此，抑制电路图案3之上的半导体芯片1的安装位置的偏离。另外，利用狭缝部13a缓和安装区域3M周围的应力。由此，能够缓和对电路图案3的图案的边缘施加的应力。
此外，这些效果即使没有凹坑部5a也能够得到。
<实施方式5>
参照图13～图16，关于本实施方式的半导体装置的电路基板105，电路图案3的凹部具有狭缝部13b和多个凹坑部5b。多个凹坑部5b是与电路图案3的缘部分离而设置的。狭缝部13b将多个凹坑部5b相互连接，且延伸至电路图案3的缘部。此外，由于上述以外的结构与上述的实施方式1的结构大致相同，因此对相同或相应的要素标注相同的标号，省略重复的说明。
根据本实施方式，在形成封装部10(图1)时，具体地说，在为了形成封装部10而使树脂流入至电路基板105之上时，凹坑部5b内的空气容易穿过狭缝部13b排出。由此，封装部10更充分地进入至凹坑部5b内。从而，更充分地抑制封装部10从电路图案3的剥离。在封装部10由环氧树脂制成的情况下，此效果特别大。
此外，本发明可以在其发明的范围内，将各实施方式自由地进行组合，或对各实施方式进行适当变形、省略。

Claims (8)

1.一种半导体装置，其具有：
壳体；
外部端子，其安装于所述壳体；
绝缘板，其具有第1面和与所述第1面相反的被所述壳体包围的第2面；
第1导体层，其设置在所述绝缘板的所述第1面之上，由一种导体材料制成，具有第1体积；
第2导体层，其设置在所述绝缘板的所述第2面之上，由所述一种导体材料制成，具有第2体积；以及
第3导体层，其与所述第2导体层分离地设置在所述绝缘板的所述第2面之上，由所述一种导体材料制成，具有第3体积，所述第3导体层具有比所述第2导体层厚的安装区域，所述第2体积及所述第3体积之和大于或等于所述第1体积的70％且小于或等于130％，
所述半导体装置还具有：
半导体芯片，其设置在所述第3导体层的所述安装区域之上；
封装部，其由绝缘体制成，在所述壳体内将所述半导体芯片封装；以及
配线部，其穿过所述封装部内，将所述外部端子及所述第2导体层中的至少某个与所述半导体芯片短接。
2.根据权利要求1所述的半导体装置，其中，
所述第3导体层的所述安装区域具有大于或等于0.6mm的厚度。
3.根据权利要求1或2所述的半导体装置，其中，
所述第3导体层在所述安装区域的外侧具有台阶。
4.根据权利要求1至3中任一项所述的半导体装置，其中，
所述第3导体层在所述安装区域的外侧具有凹部。
5.根据权利要求4所述的半导体装置，其中，
所述凹部包含在深度方向具有倒锥形状的部分。
6.根据权利要求4或5所述的半导体装置，其中，
所述半导体芯片具有拥有4个角的四边形状，
所述第3导体层的所述凹部包含分别沿所述4个角延伸的4个狭缝部。
7.根据权利要求4或5所述的半导体装置，其中，
所述第3导体层的所述凹部包含狭缝部和多个凹坑部，该多个凹坑部是与所述第3导体层的缘部分离而设置的，该狭缝部将所述多个凹坑部相互连接且延伸至所述第3导体层的缘部。
8.根据权利要求1至7中任一项所述的半导体装置，其中，
所述封装部由具有大于或等于9ppm/K且小于或等于12ppm/K的线膨胀系数的热硬化性环氧树脂制成。
CN201610268559.1A 2015-04-27 2016-04-27 半导体装置 Active CN106098646B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015-090011 2015-04-27
JP2015090011A JP6370257B2 (ja) 2015-04-27 2015-04-27 半導体装置

Publications (2)

Publication Number Publication Date
CN106098646A true CN106098646A (zh) 2016-11-09
CN106098646B CN106098646B (zh) 2019-05-17

Family

ID=57110679

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610268559.1A Active CN106098646B (zh) 2015-04-27 2016-04-27 半导体装置

Country Status (4)

Country Link
US (1) US9583407B2 (zh)
JP (1) JP6370257B2 (zh)
CN (1) CN106098646B (zh)
DE (1) DE102016206865B4 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112236855A (zh) * 2018-12-10 2021-01-15 富士电机株式会社 半导体装置
CN113875001A (zh) * 2019-06-06 2021-12-31 三菱电机株式会社 半导体模块以及电力变换装置

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018021473A1 (ja) * 2016-07-28 2018-02-01 株式会社 東芝 回路基板および半導体モジュール
CN110313064B (zh) 2017-03-23 2024-06-25 株式会社东芝 陶瓷金属电路基板及使用了该陶瓷金属电路基板的半导体装置
JP7024331B2 (ja) * 2017-11-02 2022-02-24 三菱マテリアル株式会社 絶縁回路基板の製造方法、ヒートシンク付き絶縁回路基板の製造方法、及び、絶縁回路基板の積層構造体の製造方法
JP7025948B2 (ja) * 2018-02-13 2022-02-25 ローム株式会社 半導体装置および半導体装置の製造方法
JP7147502B2 (ja) * 2018-11-19 2022-10-05 三菱電機株式会社 半導体装置、電力変換装置および半導体装置の製造方法
JP7247574B2 (ja) * 2018-12-19 2023-03-29 富士電機株式会社 半導体装置
JP7087996B2 (ja) * 2018-12-26 2022-06-21 三菱電機株式会社 半導体モジュール、その製造方法及び電力変換装置
JP7404834B2 (ja) * 2019-12-06 2023-12-26 富士電機株式会社 半導体装置及び半導体装置の製造方法
EP4057338A1 (en) * 2021-03-10 2022-09-14 Hitachi Energy Switzerland AG Metal substrate structure and method of manufacturing a metal substrate structure for a semiconductor power module and semiconductor power module

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0786703A (ja) * 1993-09-10 1995-03-31 Toshiba Corp セラミックス回路基板
JP2003258150A (ja) * 2002-03-01 2003-09-12 Hitachi Ltd 絶縁型半導体装置
JP2005191178A (ja) * 2003-12-25 2005-07-14 Mitsubishi Electric Corp 半導体装置
JP2008010520A (ja) * 2006-06-28 2008-01-17 Sumitomo Metal Electronics Devices Inc パワーモジュール用基板及びその製造方法
JP2011114190A (ja) * 2009-11-27 2011-06-09 Shindengen Electric Mfg Co Ltd 半導体パッケージ
WO2015019602A1 (ja) * 2013-08-08 2015-02-12 株式会社 東芝 回路基板および半導体装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10213648B4 (de) 2002-03-27 2011-12-15 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul
JP2005332874A (ja) * 2004-05-18 2005-12-02 Hitachi Metals Ltd 回路基板及びこれを用いた半導体装置
JP4595665B2 (ja) * 2005-05-13 2010-12-08 富士電機システムズ株式会社 配線基板の製造方法
JP5326278B2 (ja) 2005-08-29 2013-10-30 日立金属株式会社 回路基板及びこれを用いた半導体モジュール、回路基板の製造方法
JP4703377B2 (ja) 2005-11-11 2011-06-15 電気化学工業株式会社 段差回路基板、その製造方法およびそれを用いた電力制御部品。
JP2007201346A (ja) 2006-01-30 2007-08-09 Mitsuboshi Belting Ltd セラミックス回路基板及びその製造方法
WO2007105361A1 (ja) * 2006-03-08 2007-09-20 Kabushiki Kaisha Toshiba 電子部品モジュール
JP2010103311A (ja) * 2008-10-23 2010-05-06 Toyota Central R&D Labs Inc 積層基板
DE102009033029A1 (de) 2009-07-02 2011-01-05 Electrovac Ag Elektronische Vorrichtung
JP5516987B2 (ja) * 2010-10-13 2014-06-11 東芝ライテック株式会社 発光装置および照明器具
JP2010192930A (ja) * 2010-04-30 2010-09-02 Rohm Co Ltd アイランド露出型半導体装置
JP5876669B2 (ja) * 2010-08-09 2016-03-02 ルネサスエレクトロニクス株式会社 半導体装置
EP2709148A4 (en) * 2011-05-13 2015-07-15 Fuji Electric Co Ltd SEMICONDUCTOR COMPONENT AND MANUFACTURING METHOD THEREFOR
JP2014150203A (ja) * 2013-02-04 2014-08-21 Mitsubishi Electric Corp パワーモジュール、およびパワーモジュールの製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0786703A (ja) * 1993-09-10 1995-03-31 Toshiba Corp セラミックス回路基板
JP2003258150A (ja) * 2002-03-01 2003-09-12 Hitachi Ltd 絶縁型半導体装置
JP2005191178A (ja) * 2003-12-25 2005-07-14 Mitsubishi Electric Corp 半導体装置
JP2008010520A (ja) * 2006-06-28 2008-01-17 Sumitomo Metal Electronics Devices Inc パワーモジュール用基板及びその製造方法
JP2011114190A (ja) * 2009-11-27 2011-06-09 Shindengen Electric Mfg Co Ltd 半導体パッケージ
WO2015019602A1 (ja) * 2013-08-08 2015-02-12 株式会社 東芝 回路基板および半導体装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112236855A (zh) * 2018-12-10 2021-01-15 富士电机株式会社 半导体装置
CN113875001A (zh) * 2019-06-06 2021-12-31 三菱电机株式会社 半导体模块以及电力变换装置

Also Published As

Publication number Publication date
DE102016206865B4 (de) 2021-07-29
US20160315023A1 (en) 2016-10-27
DE102016206865A1 (de) 2016-10-27
JP6370257B2 (ja) 2018-08-08
JP2016207910A (ja) 2016-12-08
CN106098646B (zh) 2019-05-17
US9583407B2 (en) 2017-02-28

Similar Documents

Publication Publication Date Title
CN106098646A (zh) 半导体装置
US9287231B2 (en) Package structure with direct bond copper substrate
US8441121B2 (en) Package carrier and manufacturing method thereof
CN107452707A (zh) 含热、电性能改善的再分布结构的芯片载体及半导体器件
CN104620372B (zh) 半导体装置
JP2018085452A (ja) 半導体装置及びその製造方法
US20150145123A1 (en) Power semiconductor module and method of manufacturing the same
JPWO2018185974A1 (ja) 半導体装置およびその製造方法、ならびに電力変換装置
US9924594B2 (en) Power semiconductor module and method for producing a power semiconductor module
US9693482B2 (en) Semiconductor device
JP2010283053A (ja) 半導体装置及びその製造方法
KR20150108683A (ko) 반도체모듈 패키지 및 그 제조 방법
WO2019117107A1 (ja) 半導体装置
JP2016181536A (ja) パワー半導体装置
US10937767B2 (en) Chip packaging method and device with packaged chips
Gottwald et al. P2 Pack-the paradigm shift in interconnect technology
US10957618B2 (en) Thermally conductive electronic packaging
US20210175149A1 (en) Thermally conductive electronic packaging
US9355999B2 (en) Semiconductor device
US10251256B2 (en) Heat dissipating structure
Gottwald et al. Minimizing Form Factor and Parasitic Inductances of Power Electronic Modules: The p 2 Pack Technology
TWI856865B (zh) 內埋式具有陶瓷基板及功率電晶體的熱電分離電路板
TWI856380B (zh) 內埋式具有陶瓷基板及功率電晶體的熱電分離電路板
KR20150094185A (ko) 반도체 패키지 및 그 제조 방법
KR102277800B1 (ko) 방열판 일체형 파워 모듈 및 이의 제조방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant