CN105428323A - 具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法 - Google Patents

具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法 Download PDF

Info

Publication number
CN105428323A
CN105428323A CN201510746323.XA CN201510746323A CN105428323A CN 105428323 A CN105428323 A CN 105428323A CN 201510746323 A CN201510746323 A CN 201510746323A CN 105428323 A CN105428323 A CN 105428323A
Authority
CN
China
Prior art keywords
printed circuit
layer
circuit module
polymeric layer
box
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510746323.XA
Other languages
English (en)
Other versions
CN105428323B (zh
Inventor
D·R·W·莱波尔德
J·C·科斯塔
B·斯科特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qorvo US Inc
Original Assignee
Prestige News Associating Semiconductor Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Prestige News Associating Semiconductor Co filed Critical Prestige News Associating Semiconductor Co
Publication of CN105428323A publication Critical patent/CN105428323A/zh
Application granted granted Critical
Publication of CN105428323B publication Critical patent/CN105428323B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
    • H01L21/31055—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737—Organic materials with or without a thermoconductive filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

本发明涉及具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法。公开了一种印刷电路模块以及其制造方法。印刷电路模块包括具有减薄的管芯的印刷电路衬底，该管芯附连到印刷电路衬底。减薄的管芯包括印刷电路衬底之上的至少一个器件层以及至少一个器件层之上的埋藏氧化物(BOX)层。聚合物层设置在BOX层之上，其中聚合物具有大于2瓦特每米开尔文(W/mK)的热导率和大于103Ohm-cm的电阻率。

Description

具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法
技术领域
本公开涉及半导体器件及其制造方法。
背景技术
射频互补金属氧化物(RFCMOS)绝缘体上硅(SOI)RF功率开关是目前市场上实际上对每一个移动手机所必需的器件。用来制造这些器件的现有RFCMOSSOI技术在日益复杂的多掷RF开关、可调RF电容阵列和天线RF调谐器中提供了优异的性能。传统的RFCMOSSOI技术建立在高电阻率CMOS衬底上，该高电阻率CMOS衬底具有范围为从1000Ohm-cm到5000Ohm-cm的电阻率。使用RFCMOSSOI技术的功率开关使用高电阻率衬底，使得多个相对低电压场效应晶体管(FET)能够被堆叠同时在低电压FET之间保持期望的隔离。
在用于第三代(3G)和第四代(4G)无线应用的RF开关应用中，在RF功率条件下RF器件线性的高程度和RF互调的相对非常低水平是至关紧要的。因此，必须减低在RF器件例如CMOSn型场效应晶体管(NFET)器件中固有的非线性。非线性的另一来源归结于与埋藏氧化物(BOX)电介质区域对接的高电阻率硅操作(handle)晶片区域。针对减低这些非线性的一个提出的方案包括在硅/氧化物界面中降低载流子寿命的富陷阱硅/氧化物界面。针对减低由于与BOX电介质区域对接的高电阻率操作区域的非线性的其他提出的方案包括谐波抑制工艺技术，其包括用于最小化归结于与BOX电介质区域对接的高电阻率操作区域的非线性的一系列工艺步骤和热处理。然而，所有前述提出的方案都给CMOSSOI技术增加了显著的复杂性和成本。需要的是基于CMOSSOI的半导体器件和用于制造CMOSSOI器件的制造方法，该CMOSSOI器件不产生归结于与BOX电介质区域对接的高电阻率硅操作区域的非线性。
发明内容
公开了印刷电路模块和用于制造印刷电路模块的方法。印刷电路模块包括印刷电路衬底，该印刷电路衬底具有附连到印刷电路衬底的减薄的管芯。减薄的管芯包括在印刷电路衬底之上的至少一个器件层和在至少一个器件层之上的埋藏氧化物(BOX)层。聚合物层被设置在BOX层之上，其中聚合物具有大于2瓦特每米开尔文(W/mK)的热导率和大于103Ohm-cm的电阻率。
示例性方法包括提供印刷电路衬底，该印刷电路衬底具有附连到印刷电路衬底的顶部侧的管芯，该管芯具有印刷电路衬底之上的至少一个器件层、至少一个器件层之上的BOX层以及BOX层之上的操作层。另一下一步骤涉及去除晶片操作以暴露BOX层。下面的步骤包括在BOX层之上设置聚合物衬底，该聚合物衬底具有大于2瓦特每米开尔文(W/mK)的热导率和大于103Ohm-cm的电阻率。
本领域技术人员在阅读下面与附图相关联的详细描述后将理解公开的范围并且意识到其额外方面。
附图说明
被结合进该说明书并且形成该说明书的一部分的附图图解了公开的若干方面，并且与描述一起用于解释公开的原理。
图1是与相对低电阻率硅晶片操作对接的现有技术半导体堆叠结构的横截面图。
图2是具有用于在随后处理步骤期间承载半导体堆叠结构的临时载体安装的现有技术半导体堆叠结构的横截面图。
图3是在相对低电阻率硅晶片操作已被去除后的现有技术半导体堆叠结构的横截面图。
图4是在聚合物衬底已被设置到埋藏氧化物(BOX)层上以实现本公开的半导体器件后的现有技术半导体堆叠结构的横截面图。
图5是用于生产具有设置在半导体堆叠结构的BOX层上的聚合物衬底的现有技术半导体器件的工艺的工艺图。
图6是示出在半导体器件已到达稳定状态供电条件后穿过具有聚合物衬底的半导体器件的热流路径的现有技术半导体器件的横截面图。
图7是列出针对可用于形成本公开的半导体器件的聚合物衬底的示例性聚合物材料的热、机械、电和物理规格的规格表。
图8是具有焊料凸块或铜(Cu)柱的RF绝缘体上硅(RFSOI)晶片的横截面图。
图9是图8的RFSOI晶片的顶部视图。
图10是具有已从图8和图9的RFSOI晶片单体化的管芯阵列的印刷电路衬底的顶部视图。
图11是具有安装到具有顶部保护层的印刷电路衬底的单独管芯的未完成印刷电路的横截面图。
图12是进一步包括底部保护层而操作层被刻蚀掉以产生减薄的管芯的未完成印刷电路的横截面图。
图13是具有设置在减薄的管芯之上以提供减薄的管芯的永久保护的聚合物层的印刷电路的横截面图。
图14是底部保护层已被去除后的完成状态下的印刷电路的横截面图。
图15是针对产生本公开的印刷电路的工艺的工艺图。
具体实施方式
以下阐明的实施例表示使本领域技术人员能够实践本公开的必要信息并且图解实践本公开的最佳模式。在根据附图阅读下面描述时，本领域技术人员将理解本公开的构思并且将意识到在本文中没有特别论述的那些构思的应用。应该理解这些构思和应用全部落入本公开和所附权利要求的范围内。
将理解当元件诸如层、区域或衬底被称为“在另一元件之上”、“在另一元件上”、“在另一元件中”或延伸“到另一元件上”时，它能够直接在另一元件之上、直接在另一元件上、直接在另一元件中或直接延伸到另一元件上或还可以存在居间元件。与之相比，当元件被称为“直接在另一元件之上”、“直接在另一元件上”、“直接在另一元件中”或“直接延伸到另一元件上”时，不存在居间元件。还将理解当元件被称为“连接”或“耦合”到另一元件时，它能够直接连接或耦合到另一元件或可以存在居间元件。与之相比，当元件被称为“直接连接”或“直接耦合”到另一元件时，不存在居间元件。
相对术语例如“在...下方”或“在...上方”或“上”或“下”或“水平”或“垂直”可以在本文中被用来描述一个元件、层或区域与另一元件、层或区域的关系，如在附图中图解的。将理解这些术语和以上那些讨论的意图涵盖器件的不同定向，除了附图中描绘的定向之外。
由于阻碍在III-V族或蓝宝石衬底中可获得相对更好绝缘特性的硅晶片操作的固有限制，传统的RFCMOSSOI技术到达了基本障碍。公开的半导体器件用聚合物衬底替代硅晶片操作。这样，本公开的半导体器件消除在提供的半导体堆叠结构中对高电阻率硅晶片操作的需要。
用于RF开关应用的先进硅衬底具有范围为从1000Ohm-cm到5000Ohm-cm的电阻率并且比具有低得多的电阻率的标准硅衬底成本显著更高。此外，需要相对复杂工艺控制以实现先进硅衬底中的高电阻率。出于这些原因在标准SOI技术中普遍使用标准硅衬底。然而，具有它们低得多的电阻率的标准硅衬底不益于堆叠多个相对低电压场效应晶体管(FET)同时在低电压FET之间保持期望的隔离。幸运地是本公开的聚合物衬底替代硅衬底并且因而消除与高和低电阻率硅衬底相关联的问题。
额外地，本公开的方法允许到300mm衬底的立刻迁移以供RF功率开关应用之用。由于目前在300mm晶片直径格式中不存在高电阻率RFSOI衬底的商业可行的大量供应，因此这是一项重要发展。在300mm直径晶片上制造本半导体器件会提供管芯成本的显著改善。此外，消除对富陷阱层和/或谐波抑制技术的需要，由此导致显著更简易的工艺流程和更低的成本。
又进一步，预期聚合物衬底消除由用于制造RF开关器件的传统半导体工艺中使用的硅衬底和BOX层之间的界面导致的RF非线性效应。本方法实现具有相对接近理想线性特性的线性特性的RF开关器件。
额外地，本公开的半导体器件提供NFET晶体管的接近理想电压堆叠。传统地，能够堆叠的NFET器件的数量由与在BOX层和硅晶片操作之间界面效应组合的硅衬底电阻率限制。这个问题实质上限制了能够堆叠的实际NFET晶体管的数量，并且因而限制了用于产生的NFET晶体管堆叠的最高RF操作电压。用本公开的聚合物衬底替代硅晶片操作允许相对更多的NFET晶体管被实际理想地堆叠。产生的半导体器件在比对硅操作晶片技术传统地可允许的相对高得多的RF功率水平和RMS电压下可操作。
此外，以公开的聚合物衬底建立的RF功率开关的最高RF操作频率能够延伸超过以传统RFCMOSSOI技术可实现的最高操作频率。典型地，硅晶片操作电阻率在1000-3000Ohm-cm范围内，这有效施加可操作的高频限制。在本公开中教导的半导体器件中的聚合物衬底区域的产生的电阻率比在高电阻率硅中实现的高若干数量级。例如，存在具有近理想电绝缘特性、具有类似于在砷化镓(GaAs)和蓝宝石半绝缘衬底中得到的电阻率值的聚合物。
图1是与相对低电阻率硅晶片操作12对接的现有技术半导体堆叠结构10的横截面图。在图1的示例性情况中，半导体堆叠结构10包括埋藏氧化物(BOX)层14，场氧化物层16和具有栅极20的NFET器件层18。源极金属导体22耦合源极接触24与源极倒装片凸块26。类似地，漏极金属导体28耦合漏极接触30与漏极倒装片凸块32。层间电介质(ILD)34保护栅极20并且支撑源极倒装片凸块26和漏极倒装片凸块32。
图2是具有用于在随后工艺步骤期间承载半导体堆叠结构10的临时载体安装36的现有技术半导体堆叠结构10的横截面图。在该示例性情况中，临时载体安装36被附连到源极倒装片凸块26和漏极倒装片凸块32。临时载体安装36的目标是提供到半导体堆叠结构10的良好机械安装用于进一步处理，并且还用于保护完成的半导体器件免受后工艺流程的破坏。用于向临时载体安装36安装的普通技术使用厚石英载体衬底，该厚石英载体衬底具有使用专门设计的紫外(UV)粘合胶带附连到完成的SOI晶片的若干通孔。这有效地将临时载体键合到源极倒装片凸块26和漏极倒装片凸块32。该安装技术提供在用聚合物衬底替代硅晶片操作12的工艺期间所需要的化学和机械保护。该安装技术还允许通过简单的UV光曝光对完成的半导体器件的容易拆卸，该UV光曝光使胶带在认可的溶剂中容易溶解。多个其他临时载体安装/拆卸技术出于在用聚合物衬底替代硅晶片操作12的工艺期间提供所需要的化学和机械保护的相同目的是可使用的。
图3是在相对低电阻率硅晶片操作12已被去除后的现有技术半导体堆叠结构10的横截面图。一旦半导体堆叠结构10由临时载体安装36保护，则硅晶片操作12可以通过多个不同技术去除。一个技术使用传统研磨操作，该传统研磨操作去除大部分硅晶片操作12，后面是剩余硅晶片操作12的选择性湿法或干法刻蚀步骤和在半导体堆叠结构10的第一表面38处的选择性停止。在该示例性情况中，第一表面38还是BOX层14的暴露表面。存在用于去除硅晶片操作12的其他技术并且被很好地记载在文献中。这些其他技术中的一些基于干法或湿法蚀刻工艺。用来去除硅晶片操作12的工艺不与本公开特别相关。然而，在不破坏BOX层14和半导体堆叠结构10的剩余物以及源极倒装片凸块26和漏极倒装片凸块32的情况下实现去除硅晶片操作12是期望的。
图4是在聚合物衬底40已被设置到BOX层14上以实现半导体器件42后的现有技术半导体堆叠结构10的横截面图。组成聚合物衬底40的聚合物材料具有独特的特性集合，因为聚合物材料是相对优异的电绝缘体以及相对优异的热导体两者。组成普通塑料部分的典型聚合物材料是极其糟糕的热导体。糟糕的热导体是在过成型(over-mold)操作中通常使用的塑料的共有特性。然而，存在确实提供相对优异的热传导的专有聚合物材料。针对这样的聚合物的各种成分产生范围为从约2瓦特每米开尔文(W/mK)到约50W/mK的热导率。在一个实施例中，聚合物衬底的热导率范围为从约50W/mK到约6600W/mK。在另一个实施例中，聚合物衬底的热阻率约为零。聚合物科学中的未来提升可以提供关于热导率的额外改进同时保持聚合物中的近理想的电绝缘特性。本公开的结构得益于聚合物热导率的优化，并且应该理解关于聚合物热导率不存在上限值。
期望可用于聚合物衬底40的聚合物材料相对强地可键合到半导体堆叠结构10的第一表面38。例如，聚合物材料需要下述键合强度：该键合强度允许半导体器件42从临时载体安装36中拆卸，并且在额外工艺步骤后以及贯穿半导体器件42的操作寿命保持永久键合。此外，针对聚合物衬底40的期望厚度范围为从约100μm到约500μm，但是取决于用来组成聚合物衬底40的聚合物材料的特性，针对聚合物衬底40的其他期望厚度能够更薄或更厚。
组成聚合物衬底40的聚合物材料还应该是良好的电绝缘体。通常，聚合物衬底40的电阻率应该至少为103Ohm-cm，并且针对聚合物优选地具有范围为从约1012Ohm-cm到约1016Ohm-cm的相对高的电阻率。与相对高的电阻率组合，优选的是聚合物衬底40的热导率相当于典型半导体的热导率，其典型地大于2W/mK。在一个实施例中，聚合物衬底40的热导率范围为从大于2W/mK到约10W/mK。在又一实施例中，聚合物衬底40的热导率范围为从约10W/mK到约50W/mK。由于聚合物科学提供了具有额外热导率的材料，所以这些材料能够被用在本公开的半导体器件中，因为关于本公开的聚合物热导率可以多高不存在上限。
图5是产生具有设置在半导体堆叠结构10的第一表面38上的聚合物衬底40的半导体器件42的现有技术工艺图。示例性工艺从提供具有与硅晶片操作12直接接触的BOX层14的第一表面38的半导体堆叠结构10(步骤100)开始。尽管半导体堆叠结构10在工艺开始处被附连到硅晶片操作12，但是要理解由其他IV或III-V族半导体制成的晶片操作还可用于替代硅晶片操作12。
然后半导体堆叠结构10被安装到临时载体安装36，其中源极倒装片凸块26和漏极倒装片凸块32面对临时载体安装36(步骤102)。然后通过去除硅晶片操作12以暴露半导体堆叠结构10的第一表面38(步骤104)来继续工艺。然后聚合物衬底40能够使用各种聚合物材料设置方法被附连到半导体堆叠结构10的第一表面38(步骤106)。用于将聚合物衬底40附连到半导体堆叠结构10的第一表面38的这样的方法包括但不被限制到：注塑成型、旋转沉积、喷射沉积、以及聚合物材料直接到半导体堆叠结构10的第一表面38上的图案分配。一旦聚合物衬底40被附连到半导体堆叠结构10的第一表面38，则拆卸临时载体安装36(步骤108)。
在用于制造半导体器件42的工艺中使用的步骤的顺序将取决于使用的安装工艺和载体的类型。存在多个这样可获得的工艺。广泛用于通过衬底通孔(TSV)处理的典型拆卸步骤包括将晶片安装到透明石英载体的UV粘合胶带暴露到UV光，这改变UV胶带的化学性质，使得半导体器件42能够容易地从临时载体安装36分离。然后半导体器件42能够用普通化学溶剂和/或等离子清洗工艺清洗。
然后半导体器件42能够通过多个不同传统工艺从原始晶片(未示出)单体化成单独管芯。切穿半导体堆叠结构10和聚合物衬底40的典型锯切操作是管芯单体化的优选方法。其他单体化方法诸如激光锯切、激光划线或金刚石划线能够被用作替代方式。
应该注意该公开中教导的半导体器件和方法以传统制造的RFSOICMOS晶片开始，在该示例性情况中该晶片是设置在硅晶片操作12上的半导体堆叠结构10。然而，一个区别在于不存在对硅晶片操作12具有高电阻率的需要，因为硅晶片操作12被去除并且不成为半导体器件42的一部分。如果半导体器件42要求倒装片封装，则它理想地应该已经包括源极倒装片凸块26和漏极倒装片凸块32，尽管这样的要求取决于使用的凸块或柱封装技术的特定特性可能不是必需的。在该示例性情况中，认为晶片工艺通过凸起来完成。
图6是示出在半导体器件42到达稳定状态供电条件后通过具有聚合物衬底40的半导体器件42的热流路径的半导体器件的现有技术横截面图。在正常操作下，通过NFET18中的能量损耗产生热。产生的热的起源由邻近NFET18的BOX层14中的虚线椭圆表示。热流由虚线箭头表示。如通常对高性能RF应用那样，半导体器件42被倒装片安装在其最终应用中。这样，要被抽取的热通过热传导被传递到源极倒装片凸块26和漏极倒装片凸块32。典型的SOI技术的热分析指出除非硅晶片操作12(图1)用良好导热材料替代，否则NFET18在额定条件下快速过热并且实质上变为非常不可靠以及很可能失效。在正常条件和设计规则下，背端线(back-end-of-line)金属化层(未示出)提供太高的热电阻路径以至于不能有效用作用于耗散由器件产生的热的装置。聚合物衬底40从热管理角度有效地实现与原始硅晶片操作12相同的功能，同时还提供更好改进的线性特性以及比硅晶片操作12的1kOhm-cm衬底电阻率有效高得多的衬底电阻率。
图7是列出针对可用于形成半导体器件42的聚合物衬底40的示例性聚合物材料的热、机械、电和物理规格的规格表。要理解规格表仅提供示例性规格并且各种机械和物理属性在本公开的范围内可获得。此外，针对在图7的表中提供的热和电属性的数量值仅表示在以上公开中已经讨论的热和电属性的范围内的示例性值。
图8是具有设置到器件层48上的诸如焊料凸块或铜(Cu)柱的电接触46的RF绝缘体上硅(RFSOI)晶片44的横截面图。器件层48通过设置在器件层48和操作晶片52之间的埋藏氧化物(BOX)层50保护。操作晶片52是相对低成本低电阻率硅衬底，其被用来在包括将电接触46添加到器件层48的顶部表面的凸起步骤的处理步骤期间保护和操作器件层48。
图9是图8的RFSOI晶片44的顶部视图。在该顶部视图中，电接触46在表示管芯54的轮廓内示出。在将电接触46添加到器件层48后，典型地将管芯54单体化。
图10描绘插件板56，该插件板56最终制造成具有安装在印刷电路衬底58上的管芯54的单独管芯的印刷电路模块(未示出)。电接触46以虚线示出来表示电接触46在该顶部视图中不可见。
图11是具有管芯62的未完成印刷电路60的横截面图，该管芯62是安装到印刷电路衬底58的管芯54(图10)中的一个。管芯62的电接触46典型地被焊接或熔融到印刷电路衬底58的表面上的导电焊盘64。模块凸块66通过印刷电路衬底58内的金属化层68被耦合到导电焊盘。
顶部保护层70被设置到印刷电路衬底58上直接抵靠管芯62上到平面P，该平面P基本上与操作层72之间的界面平齐，该操作层72是操作晶片52(图8和图9)的单体化的部分。顶部保护层70典型地由聚合物材料诸如在图7的规格表中列出的示例性聚合物制成。替选地，在至少一个实施例中，顶部保护层70由电介质材料诸如设置在印刷电路衬底58的整个顶部表面之上的聚酰亚胺制成。存在电子工业中熟知的可用于将顶部保护层70施加到印刷电路衬底58的顶部的多个沉积和平坦化技术。
图12是进一步包括底部保护层74而操作层72(图11)被刻蚀掉以产生减薄的管芯62T的未完成印刷电路60的横截面图。此外，在一些实施例中，在后面是操作层72的剩余部分的选择性湿法或干法刻蚀之前，传统的研磨操作去除大部分的操作层72。在这样的情况中，省略底部保护层74并且使用对本领域技术人员所知的多个技术来保护模块凸块66。一个这样的技术将用粘合保护片或胶带(类似于在锯切诸如在图10中描绘的插件板56的插件板期间所使用的)来覆盖印刷电路衬底58的背侧。然而，在图12中描绘的底部保护层74典型地是设置在印刷电路衬底58的整个底部表面之上的诸如聚酰亚胺的电介质材料。底部保护层74至少足够厚以覆盖模块凸块66。
如在图12中进一步描绘的，用于去除操作层72的一个方法是使用湿化学物质诸如乙二胺(EDA)和邻苯二酚(C6H4(OH)2)以及水的组合。该组合以约100埃/秒的速率刻蚀硅但是不以近似的速率刻蚀二氧化硅。还可以使用其他刻蚀剂化学物质诸如氢氧化钾(KOH)或四甲基氢氧化铵(TMAH)。然而，当最后操作层72被去除时必须使用停止工艺。要理解通过各种技术来去除操作层72在本公开的范围内，只要完成这样的步骤而不显著影响BOX层50和与减薄的管芯62T和印刷电路衬底58相关联的任何期望保护区域。
图13是具有设置在减薄的管芯62T之上以提供减薄的管芯62T的永久保护的聚合物层76的印刷电路60的横截面图。与通常在过模制操作中使用的塑料相比较，聚合物层76具有相对独特的特性集合，因为在大多数应用中使用的绝大多数塑料化合物是极其糟糕的热导体。聚合物层76是独特的，因为它提供相对优异的电绝缘同时还提供优异的热传导。具有该特定特性组合的专有塑料化合物在工业上可获得。在图7的规格表中公开针对聚合物层76的示例性材料。
聚合物层76材料的实际成分本身并不重要，只要材料提供超过1兆Ohm-cm的电阻率同时提供至少＞2W/mK的热导率。用于具有热导率值在10-50W/mK范围中的聚合物层76的材料目前在塑料工业中可获得。在BOX层50和聚合物层76之间建立永久粘合键合也是高度期望的。在一些实施例中，键合层78诸如氮化物层被设置到BOX层50上以增强聚合物层76和BOX层50之间的粘合。
一旦聚合物层76通过成型或其他沉积工艺设置在BOX层50之上，则聚合物层76提供对额外处理步骤诸如去除底部保护层74所必须的刚性。针对聚合物层76的适合厚度范围从约100μm到约500μm。然而，取决于使用的实际聚合物的机械特性，聚合物层76能够75％更薄或200％更厚。
聚合物层76能够使用各种方法形成。这样的方法包括简单的注塑和压缩成型技术、旋涂沉积、喷涂类型工艺，以及以诸如矩形或其他多边形状的预定图案来分配聚合材料。可选的外塑料层80能够被设置在聚合层76之上以为未完成印刷电路60提供额外的刚性。外塑料层80能够由热塑材料诸如固化的环氧树脂制成。
图14是印刷电路模块82的横截面图，该印刷电路模块82是在底部保护层74(图13)已通过电子工业中熟知的去除工艺来去除后的未完成印刷电路60(图13)的完成版本。然而，多个印刷电路模块82从被处理成增加聚合物层76(图10)的插件板56上的多个管芯中的一个来完成。因此印刷电路模块82中的单独印刷电路模块典型地使用高速金刚石刀片从插件板56单体化。还可以使用其他单体化方法诸如激光锯切、激光划线或金刚石划线作为替代方式。典型地，底部保护层74通过将底部保护层暴露到紫外(UV)光来去除。底部保护层74的去除露出模块凸块66，使得印刷电路模块82能够被耦合到电路板(未示出)，从而组成最终产品。
图15是提供产生印刷电路模块82的大体工艺的工艺图。工艺通过提供附连到印刷电路衬底58的顶部侧的管芯62(步骤200)开始。操作层72背对印刷电路衬底58和此处在操作层72下方的BOX层50。工艺通过将顶部保护层70设置到印刷电路衬底58上继续，该顶部保护层70直接抵靠管芯62上到与操作层72和BOX层50之间的界面基本平齐的平面(步骤202)。该步骤后面是将底部保护层74设置到印刷电路衬底58的底部侧上(204)。接下来，工艺通过使用机械刻蚀、化学刻蚀或通过机械刻蚀和化学刻蚀的组合从管芯62去除操作层72(步骤206)继续。该步骤后面是将聚合层76设置在BOX层50之上，其中聚合物层具有大于2瓦特每米开尔文(W/mK)的热导率以及大于103Ohm-cm的电阻率(步骤208)。通常完成工艺以通过从印刷电路衬底58的底部侧去除底部保护层74来产生印刷电路模块82(步骤210)。
本领域技术人员将意识到对本公开的实施例的改进和修改。所有这样的改进和修改被认为在本文中公开的构思和附随的权利要求的范围内。

Claims (28)

1.一种印刷电路模块，包括：
印刷电路衬底；
减薄的管芯，附连到印刷电路衬底并且具有印刷电路衬底之上的至少一个器件层和至少一个器件层之上的埋藏氧化物(BOX)层；以及
BOX层之上的聚合物层，其中聚合物具有大于2瓦特每米开尔文(W/mK)的热导率和大于103Ohm-cm的电阻率。
2.权利要求1的所述电路板，进一步包括位于印刷电路衬底和聚合物层之间的顶部保护层。
3.权利要求1的所述印刷电路模块，进一步包括设置到BOX层上的键合层。
4.权利要求3的所述印刷电路模块，其中键合层由氮化硅制成。
5.权利要求1的所述印刷电路模块，进一步包括设置在聚合物层之上以向印刷电路模块提供额外的刚性的外塑料层。
6.权利要求5的所述印刷电路模块，其中外塑料层是固化的环氧树脂。
7.权利要求1的所述印刷电路模块，其中聚合物层的厚度范围为从约100μm到约500μm。
8.权利要求1的所述印刷电路模块，其中减薄的管芯是射频集成电路(RFIC)。
9.权利要求1的所述印刷电路模块，其中聚合物层的热导率范围为从约10W/mK到约50W/mK。
10.权利要求1的所述印刷电路模块，其中聚合物层的热导率范围为从约50W/mK到约6600W/mK。
11.权利要求1的所述印刷电路模块，其中聚合物层的热阻率约为0.1mK/W。
12.权利要求1的所述印刷电路模块，其中聚合物层的电阻率范围为从约1012Ohm-cm到约1016Ohm-cm。
13.权利要求1的所述印刷电路模块，其中聚合物层的电阻率范围为从约103Ohm-cm到约1012Ohm-cm。
14.一种制造印刷电路模块的方法，包括：
提供印刷电路衬底，所述印刷电路衬底具有附连到印刷电路衬底的顶部侧的管芯，管芯具有印刷电路模块之上的至少一个器件层、至少一个器件层之上的埋藏氧化物(BOX)层和BOX层之上的操作层；
将第一保护层设置到印刷电路衬底上，直接抵靠管芯上到与在操作层和BOX层之间的界面基本对齐的平面；
将第二保护层设置到印刷电路衬底的底部侧上；
从管芯去除操作层以提供具有暴露的BOX层的减薄的管芯；以及
将聚合物层设置在BOX层之上，其中聚合物层具有大于2瓦特每米开尔文(W/mK)的热导率和大于103Ohm-cm的电阻率。
15.权利要求14的所述制造印刷电路模块的方法，其中使用化学刻蚀来实现去除操作层。
16.权利要求15的所述制造印刷电路模块的方法，其中化学刻蚀使用乙二胺(EDA)和邻苯二酚(C6H4(OH)2)和水的组合进行。
17.权利要求14的所述制造印刷电路模块的方法，其中使用机械和化学刻蚀的组合来实现去除操作层。
18.权利要求14的所述制造印刷电路模块的方法，进一步包括将外塑料层设置在聚合物层之上以增加印刷电路模块的刚性。
19.权利要求18的所述制造印刷电路模块的方法，其中外塑料层是固化的环氧树脂。
20.权利要求14的所述制造印刷电路模块的方法，进一步包括在设置聚合物层之前将键合层设置到BOX层上以增强聚合物层和BOX层之间的粘合。
21.权利要求14的所述制造印刷电路模块的方法，其中键合层由氮化硅制成。
22.权利要求14的所述制造印刷电路模块的方法，其中聚合物层的厚度范围为从约100μm到约500μm。
23.权利要求14的所述制造印刷电路模块的方法，其中管芯是射频集成电路(RFIC)。
24.权利要求14的所述制造印刷电路模块的方法，其中聚合物层的热导率范围为从约10W/mK到约50W/mK。
25.权利要求14的所述制造印刷电路模块的方法，其中聚合物层的热导率范围为从约50W/mK到约6600W/mK。
26.权利要求14的所述制造印刷电路模块的方法，其中聚合物层的热阻率约为0.1mK/W。
27.权利要求14的所述制造印刷电路模块的方法，其中聚合物层的电阻率范围为从约1012Ohm-cm到约1016Ohm-cm。
28.权利要求14的所述制造印刷电路模块的方法，其中聚合物层的电阻率范围为从约103Ohm-cm到约1012Ohm-cm。
CN201510746323.XA 2014-09-12 2015-09-12 具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法 Active CN105428323B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201462049416P 2014-09-12 2014-09-12
US62/049416 2014-09-12

Publications (2)

Publication Number Publication Date
CN105428323A true CN105428323A (zh) 2016-03-23
CN105428323B CN105428323B (zh) 2019-10-18

Family

ID=54140321

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510746323.XA Active CN105428323B (zh) 2014-09-12 2015-09-12 具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法

Country Status (5)

Country Link
US (1) US9824951B2 (zh)
EP (1) EP2996143B1 (zh)
JP (2) JP2016063231A (zh)
CN (1) CN105428323B (zh)
TW (1) TWI582847B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110875257A (zh) * 2018-09-03 2020-03-10 联华电子股份有限公司 射频装置以及其制作方法
CN111465209A (zh) * 2020-04-16 2020-07-28 四川九立微波有限公司 一种用于射频电路的涂覆工艺及射频电路

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9812350B2 (en) 2013-03-06 2017-11-07 Qorvo Us, Inc. Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer
US9583414B2 (en) 2013-10-31 2017-02-28 Qorvo Us, Inc. Silicon-on-plastic semiconductor device and method of making the same
TWI582847B (zh) * 2014-09-12 2017-05-11 Ｒｆ微型儀器公司 包含具有聚合物基板之半導體裝置的印刷電路模組及其製造方法
US10085352B2 (en) 2014-10-01 2018-09-25 Qorvo Us, Inc. Method for manufacturing an integrated circuit package
US9530709B2 (en) 2014-11-03 2016-12-27 Qorvo Us, Inc. Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer
US9613831B2 (en) 2015-03-25 2017-04-04 Qorvo Us, Inc. Encapsulated dies with enhanced thermal performance
US9960145B2 (en) 2015-03-25 2018-05-01 Qorvo Us, Inc. Flip chip module with enhanced properties
US20160343604A1 (en) 2015-05-22 2016-11-24 Rf Micro Devices, Inc. Substrate structure with embedded layer for post-processing silicon handle elimination
US10276495B2 (en) 2015-09-11 2019-04-30 Qorvo Us, Inc. Backside semiconductor die trimming
US10020405B2 (en) 2016-01-19 2018-07-10 Qorvo Us, Inc. Microelectronics package with integrated sensors
US10090262B2 (en) 2016-05-09 2018-10-02 Qorvo Us, Inc. Microelectronics package with inductive element and magnetically enhanced mold compound component
US10784149B2 (en) 2016-05-20 2020-09-22 Qorvo Us, Inc. Air-cavity module with enhanced device isolation
US10773952B2 (en) 2016-05-20 2020-09-15 Qorvo Us, Inc. Wafer-level package with enhanced performance
US10103080B2 (en) 2016-06-10 2018-10-16 Qorvo Us, Inc. Thermally enhanced semiconductor package with thermal additive and process for making the same
US10079196B2 (en) 2016-07-18 2018-09-18 Qorvo Us, Inc. Thermally enhanced semiconductor package having field effect transistors with back-gate feature
CN109716511A (zh) 2016-08-12 2019-05-03 Qorvo美国公司 具有增强性能的晶片级封装
CN109844937B (zh) * 2016-08-12 2023-06-27 Qorvo美国公司 具有增强性能的晶片级封装
WO2018031995A1 (en) 2016-08-12 2018-02-15 Qorvo Us, Inc. Wafer-level package with enhanced performance
US10109502B2 (en) 2016-09-12 2018-10-23 Qorvo Us, Inc. Semiconductor package with reduced parasitic coupling effects and process for making the same
US10090339B2 (en) 2016-10-21 2018-10-02 Qorvo Us, Inc. Radio frequency (RF) switch
US10749518B2 (en) 2016-11-18 2020-08-18 Qorvo Us, Inc. Stacked field-effect transistor switch
US10068831B2 (en) 2016-12-09 2018-09-04 Qorvo Us, Inc. Thermally enhanced semiconductor package and process for making the same
US10490471B2 (en) 2017-07-06 2019-11-26 Qorvo Us, Inc. Wafer-level packaging for enhanced performance
US10784233B2 (en) 2017-09-05 2020-09-22 Qorvo Us, Inc. Microelectronics package with self-aligned stacked-die assembly
US10366972B2 (en) 2017-09-05 2019-07-30 Qorvo Us, Inc. Microelectronics package with self-aligned stacked-die assembly
US10580903B2 (en) 2018-03-13 2020-03-03 Psemi Corporation Semiconductor-on-insulator transistor with improved breakdown characteristics
US11152363B2 (en) 2018-03-28 2021-10-19 Qorvo Us, Inc. Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process
US10804246B2 (en) 2018-06-11 2020-10-13 Qorvo Us, Inc. Microelectronics package with vertically stacked dies
US10573674B2 (en) 2018-07-19 2020-02-25 Psemi Corporation SLT integrated circuit capacitor structure and methods
US10658386B2 (en) * 2018-07-19 2020-05-19 Psemi Corporation Thermal extraction of single layer transfer integrated circuits
US20200043946A1 (en) * 2018-07-31 2020-02-06 Psemi Corporation Low Parasitic Capacitance RF Transistors
CN110943066A (zh) * 2018-09-21 2020-03-31 联华电子股份有限公司 具有高电阻晶片的半导体结构及高电阻晶片的接合方法
US11069590B2 (en) 2018-10-10 2021-07-20 Qorvo Us, Inc. Wafer-level fan-out package with enhanced performance
US10964554B2 (en) 2018-10-10 2021-03-30 Qorvo Us, Inc. Wafer-level fan-out package with enhanced performance
US11646242B2 (en) 2018-11-29 2023-05-09 Qorvo Us, Inc. Thermally enhanced semiconductor package with at least one heat extractor and process for making the same
US20200235040A1 (en) 2019-01-23 2020-07-23 Qorvo Us, Inc. Rf devices with enhanced performance and methods of forming the same
KR20210129658A (ko) 2019-01-23 2021-10-28 코르보 유에스, 인크. Rf 반도체 디바이스 및 이를 형성하는 방법
KR20210129656A (ko) 2019-01-23 2021-10-28 코르보 유에스, 인크. Rf 반도체 디바이스 및 이를 형성하는 방법
US11387157B2 (en) 2019-01-23 2022-07-12 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US11646289B2 (en) 2019-12-02 2023-05-09 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US11923238B2 (en) 2019-12-12 2024-03-05 Qorvo Us, Inc. Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive
US11533024B2 (en) * 2020-06-25 2022-12-20 Wolfspeed, Inc. Multi-zone radio frequency transistor amplifiers

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060228074A1 (en) * 2004-11-24 2006-10-12 Michal Lipson Waveguide structure for guiding light in low-index material
CN103872012A (zh) * 2012-12-13 2014-06-18 台湾积体电路制造股份有限公司 天线装置和方法
US20140219604A1 (en) * 2013-02-04 2014-08-07 Douglas R. Hackler, Sr. Flexible 3-D Photonic Device
US20140252567A1 (en) * 2013-03-06 2014-09-11 Rf Micro Devices, Inc. Patterned silicon-on-plastic (sop) technology and methods of manufacturing the same

Family Cites Families (107)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6013257B2 (ja) 1976-02-20 1985-04-05 松下電器産業株式会社 二次電子増倍体およびその製造方法
US4366202A (en) 1981-06-19 1982-12-28 Kimberly-Clark Corporation Ceramic/organic web
US5061663A (en) 1986-09-04 1991-10-29 E. I. Du Pont De Nemours And Company AlN and AlN-containing composites
US5069626A (en) 1987-07-01 1991-12-03 Western Digital Corporation Plated plastic castellated interconnect for electrical components
JP2821830B2 (ja) 1992-05-14 1998-11-05 セイコーインスツルメンツ株式会社 半導体薄膜素子その応用装置および半導体薄膜素子の製造方法
DE69333545T2 (de) 1992-12-24 2005-08-25 Canon K.K. Kunststoffzusatzmittel, Kunststoffzusammensetzung und Kunststoffformmasse, die dieses enthalten
US5459368A (en) 1993-08-06 1995-10-17 Matsushita Electric Industrial Co., Ltd. Surface acoustic wave device mounted module
DE4329696C2 (de) 1993-09-02 1995-07-06 Siemens Ag Auf Leiterplatten oberflächenmontierbares Multichip-Modul mit SMD-fähigen Anschlußelementen
US5391257A (en) 1993-12-10 1995-02-21 Rockwell International Corporation Method of transferring a thin film to an alternate substrate
KR100648751B1 (ko) 1994-05-02 2007-03-02 지멘스 마츠시타 컴포넌츠 게엠베하 운트 콤파니 카게 전자부품용밀봉장치
JP3301262B2 (ja) 1995-03-28 2002-07-15 松下電器産業株式会社 弾性表面波装置
US6013948A (en) 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
DE69718693T2 (de) 1996-03-08 2003-11-27 Matsushita Electric Ind Co Ltd Elektronisches Bauteil und Herstellungsverfahren
US5709960A (en) 1996-06-21 1998-01-20 Motorola, Inc. Mold compound
US6250192B1 (en) 1996-11-12 2001-06-26 Micron Technology, Inc. Method for sawing wafers employing multiple indexing techniques for multiple die dimensions
US6117705A (en) 1997-04-18 2000-09-12 Amkor Technology, Inc. Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate
JP3565547B2 (ja) 1998-07-31 2004-09-15 シャープ株式会社 カラー液晶表示装置およびその製造方法
US6236061B1 (en) 1999-01-08 2001-05-22 Lakshaman Mahinda Walpita Semiconductor crystallization on composite polymer substrates
JP4528397B2 (ja) 1999-12-17 2010-08-18 ポリマテック株式会社 接着方法および電子部品
US6426559B1 (en) 2000-06-29 2002-07-30 National Semiconductor Corporation Miniature 3D multi-chip module
US6943429B1 (en) 2001-03-08 2005-09-13 Amkor Technology, Inc. Wafer having alignment marks extending from a first to a second surface of the wafer
DE10206919A1 (de) 2002-02-19 2003-08-28 Infineon Technologies Ag Verfahren zur Erzeugung einer Abdeckung, Verfahren zum Herstellen eines gehäusten Bauelements
KR100476901B1 (ko) 2002-05-22 2005-03-17 삼성전자주식회사 소이 반도체기판의 형성방법
US7042072B1 (en) 2002-08-02 2006-05-09 Amkor Technology, Inc. Semiconductor package and method of manufacturing the same which reduces warpage
US7067909B2 (en) 2002-12-31 2006-06-27 Massachusetts Institute Of Technology Multi-layer integrated semiconductor structure having an electrical shielding portion
US6855606B2 (en) 2003-02-20 2005-02-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor nano-rod devices
KR100486627B1 (ko) 2003-02-21 2005-05-03 엘지전자 주식회사 반도체 패키지
JP3917946B2 (ja) 2003-03-11 2007-05-23 富士通株式会社 積層型半導体装置
US6864156B1 (en) 2003-04-04 2005-03-08 Xilinx, Inc. Semiconductor wafer with well contacts on back side
US7596849B1 (en) 2003-06-11 2009-10-06 Triquint Semiconductor, Inc. Method of assembling a wafer-level package filter
US7109635B1 (en) 2003-06-11 2006-09-19 Sawtek, Inc. Wafer level packaging of materials with different coefficients of thermal expansion
US20070069393A1 (en) 2003-07-24 2007-03-29 Toshiyuki Asahi Wiring board embedded with spherical semiconductor element
JP2005064188A (ja) 2003-08-11 2005-03-10 Sumitomo Electric Ind Ltd 基板の回収方法および再生方法、ならびに半導体ウエハの製造方法
KR20060120224A (ko) 2003-12-25 2006-11-24 제이에스알 가부시끼가이샤 열가소성 엘라스토머 조성물 및 그의 제조 방법 및 성형품
US6992400B2 (en) 2004-01-30 2006-01-31 Nokia Corporation Encapsulated electronics device with improved heat dissipation
US20050212419A1 (en) 2004-03-23 2005-09-29 Eastman Kodak Company Encapsulating oled devices
JP3801601B2 (ja) 2004-06-15 2006-07-26 シャープ株式会社 蓋部を備えた半導体ウェハの製造方法及び半導体装置の製造方法
US20060099733A1 (en) 2004-11-09 2006-05-11 Geefay Frank S Semiconductor package and fabrication method
TWI259538B (en) 2004-11-22 2006-08-01 Au Optronics Corp Thin film transistor and fabrication method thereof
US7393770B2 (en) 2005-05-19 2008-07-01 Micron Technology, Inc. Backside method for fabricating semiconductor components with conductive interconnects
US7619347B1 (en) 2005-05-24 2009-11-17 Rf Micro Devices, Inc. Layer acoustic wave device and method of making the same
WO2006134928A1 (ja) 2005-06-16 2006-12-21 Murata Manufacturing Co., Ltd. 圧電デバイス及びその製造方法
US8465175B2 (en) 2005-11-29 2013-06-18 GE Lighting Solutions, LLC LED lighting assemblies with thermal overmolding
US20090298219A1 (en) 2005-12-26 2009-12-03 Sharp Kabushiki Kaisha Method for Manufacturing Solid-State Image Pickup Device Module
US20070190747A1 (en) 2006-01-23 2007-08-16 Tessera Technologies Hungary Kft. Wafer level packaging to lidded chips
JP4591378B2 (ja) 2006-02-21 2010-12-01 株式会社デンソー 半導体装置の製造方法
US20070243662A1 (en) 2006-03-17 2007-10-18 Johnson Donald W Packaging of MEMS devices
US7714535B2 (en) 2006-07-28 2010-05-11 Semiconductor Energy Laboratory Co., Ltd. Power storage device
KR20080017965A (ko) 2006-08-23 2008-02-27 삼성전자주식회사 가요성 표시 장치용 표시판의 제조 방법
US7960218B2 (en) 2006-09-08 2011-06-14 Wisconsin Alumni Research Foundation Method for fabricating high-speed thin-film transistors
JP2008235490A (ja) 2007-03-19 2008-10-02 Sumitomo Bakelite Co Ltd 中空構造体の製造方法および中空構造体
US8183151B2 (en) 2007-05-04 2012-05-22 Micron Technology, Inc. Methods of forming conductive vias through substrates, and structures and assemblies resulting therefrom
US20080277778A1 (en) 2007-05-10 2008-11-13 Furman Bruce K Layer Transfer Process and Functionally Enhanced Integrated Circuits Products Thereby
JP2008279567A (ja) 2007-05-11 2008-11-20 Denso Corp 半導体装置の製造方法
US7553752B2 (en) 2007-06-20 2009-06-30 Stats Chippac, Ltd. Method of making a wafer level integration package
US20090014856A1 (en) * 2007-07-10 2009-01-15 International Business Machine Corporation Microbump seal
JP5013467B2 (ja) 2007-07-18 2012-08-29 株式会社デンソー 半導体装置の製造方法
US9391588B2 (en) 2007-08-31 2016-07-12 Rf Micro Devices, Inc. MEMS vibrating structure using an orientation dependent single-crystal piezoelectric thin film layer
US7868419B1 (en) 2007-10-18 2011-01-11 Rf Micro Devices, Inc. Linearity improvements of semiconductor substrate based radio frequency devices
US20110102002A1 (en) 2008-04-09 2011-05-05 Riehl Bill L Electrode and sensor having carbon nanostructures
US20100012354A1 (en) * 2008-07-14 2010-01-21 Logan Brook Hedin Thermally conductive polymer based printed circuit board
JP4638530B2 (ja) 2008-08-19 2011-02-23 日本電波工業株式会社 圧電部品及びその製造方法
US20100081237A1 (en) 2008-09-30 2010-04-01 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Integrated Circuit Assemblies and Methods for Encapsulating a Semiconductor Device
US9059174B2 (en) 2008-11-05 2015-06-16 Stmicroelectronics, Inc. Method to reduce metal fuse thickness without extra mask
US7927904B2 (en) 2009-01-05 2011-04-19 Dalsa Semiconductor Inc. Method of making BIOMEMS devices
IN2012DN00452A (zh) 2009-07-30 2015-05-15 Megica Corp
DE112010003296T5 (de) 2009-08-17 2012-12-27 First Solar, Inc. Barriereschicht
US8362599B2 (en) 2009-09-24 2013-01-29 Qualcomm Incorporated Forming radio frequency integrated circuits
WO2011060558A1 (en) 2009-11-18 2011-05-26 Sensirion Ag Sensor mounted in flip-chip technology on a substrate
US8557679B2 (en) 2010-06-30 2013-10-15 Corning Incorporated Oxygen plasma conversion process for preparing a surface for bonding
US8551798B2 (en) 2010-09-21 2013-10-08 Taiwan Semiconductor Manufacturing Company, Ltd. Microstructure with an enhanced anchor
US20120094418A1 (en) 2010-10-18 2012-04-19 Triquint Semiconductor, Inc. Wafer Level Package and Manufacturing Method Using Photodefinable Polymer for Enclosing Acoustic Devices
KR20120053332A (ko) 2010-11-17 2012-05-25 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
US8420447B2 (en) 2011-03-23 2013-04-16 Stats Chippac Ltd. Integrated circuit packaging system with flipchip leadframe and method of manufacture thereof
US8772853B2 (en) * 2011-07-12 2014-07-08 The Regents Of The University Of California All graphene flash memory device
US8963321B2 (en) 2011-09-12 2015-02-24 Infineon Technologies Ag Semiconductor device including cladded base plate
US9368429B2 (en) 2011-10-25 2016-06-14 Intel Corporation Interposer for hermetic sealing of sensor chips and for their integration with integrated circuit chips
US9250643B2 (en) 2011-11-30 2016-02-02 Rf Micro Devices, Inc. Using a switching signal delay to reduce noise from a switching power supply
US8643148B2 (en) 2011-11-30 2014-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Chip-on-Wafer structures and methods for forming the same
KR20130064289A (ko) 2011-12-08 2013-06-18 에스케이하이닉스 주식회사 반도체 소자 및 그 제조 방법
US20130193445A1 (en) 2012-01-26 2013-08-01 International Business Machines Corporation Soi structures including a buried boron nitride dielectric
KR101918608B1 (ko) 2012-02-28 2018-11-14 삼성전자 주식회사 반도체 패키지
US8835978B2 (en) 2012-05-14 2014-09-16 Infineon Technologies Ag Lateral transistor on polymer
US8963336B2 (en) 2012-08-03 2015-02-24 Samsung Electronics Co., Ltd. Semiconductor packages, methods of manufacturing the same, and semiconductor package structures including the same
KR101970291B1 (ko) 2012-08-03 2019-04-18 삼성전자주식회사 반도체 패키지의 제조 방법
JP6024400B2 (ja) 2012-11-07 2016-11-16 ソニー株式会社 半導体装置、半導体装置の製造方法、及びアンテナスイッチモジュール
US8796072B2 (en) 2012-11-15 2014-08-05 Amkor Technology, Inc. Method and system for a semiconductor device package with a die-to-die first bond
US8927405B2 (en) 2012-12-18 2015-01-06 International Business Machines Corporation Accurate control of distance between suspended semiconductor nanowires and substrate surface
KR102031731B1 (ko) 2012-12-18 2019-10-14 삼성전자주식회사 반도체 패키지 및 이의 제조방법
US20140306324A1 (en) 2013-03-06 2014-10-16 Rf Micro Devices, Inc. Semiconductor device with a polymer substrate and methods of manufacturing the same
US9583414B2 (en) 2013-10-31 2017-02-28 Qorvo Us, Inc. Silicon-on-plastic semiconductor device and method of making the same
US20140252566A1 (en) * 2013-03-06 2014-09-11 Rf Micro Devices, Inc. Silicon-on-dual plastic (sodp) technology and methods of manufacturing the same
US9812350B2 (en) 2013-03-06 2017-11-07 Qorvo Us, Inc. Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer
US8941248B2 (en) 2013-03-13 2015-01-27 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device package and method
US9070660B2 (en) * 2013-03-15 2015-06-30 Intel Corporation Polymer thermal interface material having enhanced thermal conductivity
EP2976380B1 (en) 2013-03-22 2018-10-10 Henkel IP & Holding GmbH Diene/dienophile couples and thermosetting resin compositions having reworkability
US9059123B2 (en) 2013-07-24 2015-06-16 International Business Machines Corporation Active matrix using hybrid integrated circuit and bipolar transistor
CN105556659A (zh) 2013-10-15 2016-05-04 英特尔公司 磁屏蔽的集成电路封装
US9576930B2 (en) 2013-11-08 2017-02-21 Taiwan Semiconductor Manufacturing Co., Ltd. Thermally conductive structure for heat dissipation in semiconductor packages
US10056267B2 (en) * 2014-02-14 2018-08-21 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design for semiconductor packages and method of forming same
US9653443B2 (en) * 2014-02-14 2017-05-16 Taiwan Semiconductor Manufacturing Company, Ltd. Thermal performance structure for semiconductor packages and method of forming same
US9368455B2 (en) 2014-03-28 2016-06-14 Intel Corporation Electromagnetic interference shield for semiconductor chip packages
US9165793B1 (en) 2014-05-02 2015-10-20 Invensas Corporation Making electrical components in handle wafers of integrated circuit packages
US10141201B2 (en) * 2014-06-13 2018-11-27 Taiwan Semiconductor Manufacturing Company Integrated circuit packages and methods of forming same
TWI582847B (zh) * 2014-09-12 2017-05-11 Ｒｆ微型儀器公司 包含具有聚合物基板之半導體裝置的印刷電路模組及其製造方法
JP6233285B2 (ja) 2014-11-28 2017-11-22 三菱電機株式会社 半導体モジュール、電力変換装置
US9461001B1 (en) 2015-07-22 2016-10-04 Advanced Semiconductor Engineering, Inc. Semiconductor device package integrated with coil for wireless charging and electromagnetic interference shielding, and method of manufacturing the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060228074A1 (en) * 2004-11-24 2006-10-12 Michal Lipson Waveguide structure for guiding light in low-index material
CN103872012A (zh) * 2012-12-13 2014-06-18 台湾积体电路制造股份有限公司 天线装置和方法
US20140219604A1 (en) * 2013-02-04 2014-08-07 Douglas R. Hackler, Sr. Flexible 3-D Photonic Device
US20140252567A1 (en) * 2013-03-06 2014-09-11 Rf Micro Devices, Inc. Patterned silicon-on-plastic (sop) technology and methods of manufacturing the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110875257A (zh) * 2018-09-03 2020-03-10 联华电子股份有限公司 射频装置以及其制作方法
CN110875257B (zh) * 2018-09-03 2021-09-28 联华电子股份有限公司 射频装置以及其制作方法
US11362048B2 (en) 2018-09-03 2022-06-14 United Microelectronics Corp. Radiofrequency device and manufacturing method thereof
US11715709B2 (en) 2018-09-03 2023-08-01 United Microelectronics Corp. Manufacturing method of radiofrequency device including mold compound layer
CN111465209A (zh) * 2020-04-16 2020-07-28 四川九立微波有限公司 一种用于射频电路的涂覆工艺及射频电路
CN111465209B (zh) * 2020-04-16 2022-11-08 四川九立微波有限公司 一种用于射频电路的涂覆工艺及射频电路

Also Published As

Publication number Publication date
EP2996143B1 (en) 2018-12-26
US9824951B2 (en) 2017-11-21
CN105428323B (zh) 2019-10-18
JP2016063231A (ja) 2016-04-25
EP2996143A1 (en) 2016-03-16
JP6956234B2 (ja) 2021-11-02
TWI582847B (zh) 2017-05-11
TW201622006A (zh) 2016-06-16
JP2020191454A (ja) 2020-11-26
US20160079137A1 (en) 2016-03-17

Similar Documents

Publication Publication Date Title
CN105428323A (zh) 具有带聚合物衬底的半导体器件的印刷电路模块以及其制造方法
US10109548B2 (en) Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer
CN106409760B (zh) 半导体器件和封装半导体管芯的方法
US20140306324A1 (en) Semiconductor device with a polymer substrate and methods of manufacturing the same
JP6628256B2 (ja) ウェハ接合用の低温接着性樹脂
KR101758852B1 (ko) 후면 방열 기능을 갖는 반도체-온-절연체
US9214337B2 (en) Patterned silicon-on-plastic (SOP) technology and methods of manufacturing the same
CN101783314B (zh) 形成隔离结构的方法和相应的器件
US20130292684A1 (en) Semiconductor Package and Methods of Formation Thereof
US11328955B2 (en) Semiconductor chip including back-side conductive layer
CN113614896A (zh) Rf半导体装置及其制造方法
US20150249056A1 (en) Semiconductor-on-insulator with back side support layer
CN113632210A (zh) Rf半导体装置和其制造方法
CN113614895A (zh) Rf半导体装置和其制造方法
US20140217577A1 (en) Semiconductor Device and Method for Manufacturing a Semiconductor Device
TW201735262A (zh) 具有保留處理晶圓部之裝置層轉移
CN102376664B (zh) 半导体装置、半导体电路基板以及半导体电路基板的制造方法
US11257759B1 (en) Isolation in a semiconductor device
US11728424B2 (en) Isolation in a semiconductor device
CN105742337B (zh) 包括隔离结构的半导体器件以及制造半导体器件的方法
CN103871974A (zh) 半导体器件及其产生方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20160929

Address after: North Carolina

Applicant after: QORVO USA

Address before: North Carolina

Applicant before: Prestige news associating semiconductor company

SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant