JP5013467B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP5013467B2 JP5013467B2 JP2007187202A JP2007187202A JP5013467B2 JP 5013467 B2 JP5013467 B2 JP 5013467B2 JP 2007187202 A JP2007187202 A JP 2007187202A JP 2007187202 A JP2007187202 A JP 2007187202A JP 5013467 B2 JP5013467 B2 JP 5013467B2
- Authority
- JP
- Japan
- Prior art keywords
- polyimide precursor
- semiconductor
- semiconductor substrate
- photosensitive polyimide
- cooh
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
Landscapes
- Pressure Sensors (AREA)
Description
まず、図1(a)に示すように、支持基板6の上に、保護キャップ5の材料となる熱硬化性ポリイミド7を熱剥離可能な接着剤8を介して接着する工程を実行する。ここで、支持基板6としては、半導体基板3と貼り合わせたときに、熱応力の影響を小さくするために、熱膨張係数差が小さいものを使用することが好ましい。例えば、旭テクノグラス社製SW3等を支持基板6として用いることが好ましい。
ここで、図1(d)に示す感光性ポリイミド前駆体11の塗布、露光・現像工程において、感光性ポリイミド前駆体11をベークするときに、ベーク条件を調整することによって、前記感光性ポリイミド前駆体11の−COOH/最大ピーク検出強度比が0.15より大きくなるように構成した理由について、図3ないし図5を参照して説明する。
Claims (3)
- 半導体にて構成された構造体が形成された半導体基板と、前記構造体を覆うように前記半導体基板に接着された樹脂製の保護キャップとを備えてなる半導体装置の製造方法において、
半導体にて構成された構造体が表面に形成された半導体基板を用意する工程と、
支持基板に熱硬化性ポリイミドを熱剥離可能な接着剤を介して接着する工程と、
前記熱硬化性ポリイミドの表面に前記構造体を覆うためのキャビティを形成する工程と、
前記熱硬化性ポリイミドの表面に感光性ポリイミド前駆体を塗布し、露光現像する工程と、
前記熱硬化性ポリイミドを前記半導体基板の表面上に仮貼り合わせする工程とを備え、
前記感光性ポリイミド前駆体を塗布し、露光現像する工程において、前記感光性ポリイミド前駆体の−COOH/最大ピーク検出強度比が0.15より大きくなるように構成したことを特徴とする半導体装置の製造方法。 - 前記感光性ポリイミド前駆体を塗布し、露光現像する工程において、前記感光性ポリイミド前駆体の−COOH/最大ピーク検出強度比が0.30以下となるように構成したことを特徴とする請求項1記載の半導体装置の製造方法。
- 前記支持基板を前記熱硬化性ポリイミドから熱剥離する工程と、
前記熱硬化性ポリイミドを前記半導体基板の表面上に本貼り合わせする工程と、
を備えたことを特徴とする請求項1または2記載の半導体装置の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007187202A JP5013467B2 (ja) | 2007-07-18 | 2007-07-18 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007187202A JP5013467B2 (ja) | 2007-07-18 | 2007-07-18 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009026880A JP2009026880A (ja) | 2009-02-05 |
JP5013467B2 true JP5013467B2 (ja) | 2012-08-29 |
Family
ID=40398432
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007187202A Expired - Fee Related JP5013467B2 (ja) | 2007-07-18 | 2007-07-18 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5013467B2 (ja) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5339625B2 (ja) * | 2009-12-21 | 2013-11-13 | 太陽誘電株式会社 | 中空パッケージの製造方法 |
US9583414B2 (en) | 2013-10-31 | 2017-02-28 | Qorvo Us, Inc. | Silicon-on-plastic semiconductor device and method of making the same |
US9812350B2 (en) | 2013-03-06 | 2017-11-07 | Qorvo Us, Inc. | Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer |
US9824951B2 (en) | 2014-09-12 | 2017-11-21 | Qorvo Us, Inc. | Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same |
US10085352B2 (en) | 2014-10-01 | 2018-09-25 | Qorvo Us, Inc. | Method for manufacturing an integrated circuit package |
US9530709B2 (en) | 2014-11-03 | 2016-12-27 | Qorvo Us, Inc. | Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer |
US9960145B2 (en) | 2015-03-25 | 2018-05-01 | Qorvo Us, Inc. | Flip chip module with enhanced properties |
US9613831B2 (en) | 2015-03-25 | 2017-04-04 | Qorvo Us, Inc. | Encapsulated dies with enhanced thermal performance |
US20160343604A1 (en) | 2015-05-22 | 2016-11-24 | Rf Micro Devices, Inc. | Substrate structure with embedded layer for post-processing silicon handle elimination |
US10276495B2 (en) | 2015-09-11 | 2019-04-30 | Qorvo Us, Inc. | Backside semiconductor die trimming |
US10020405B2 (en) | 2016-01-19 | 2018-07-10 | Qorvo Us, Inc. | Microelectronics package with integrated sensors |
US10062583B2 (en) | 2016-05-09 | 2018-08-28 | Qorvo Us, Inc. | Microelectronics package with inductive element and magnetically enhanced mold compound component |
US10773952B2 (en) | 2016-05-20 | 2020-09-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
US10784149B2 (en) | 2016-05-20 | 2020-09-22 | Qorvo Us, Inc. | Air-cavity module with enhanced device isolation |
US10103080B2 (en) | 2016-06-10 | 2018-10-16 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with thermal additive and process for making the same |
US10079196B2 (en) | 2016-07-18 | 2018-09-18 | Qorvo Us, Inc. | Thermally enhanced semiconductor package having field effect transistors with back-gate feature |
US10486963B2 (en) | 2016-08-12 | 2019-11-26 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
US10486965B2 (en) | 2016-08-12 | 2019-11-26 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
WO2018031995A1 (en) | 2016-08-12 | 2018-02-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
US10109502B2 (en) | 2016-09-12 | 2018-10-23 | Qorvo Us, Inc. | Semiconductor package with reduced parasitic coupling effects and process for making the same |
US10090339B2 (en) | 2016-10-21 | 2018-10-02 | Qorvo Us, Inc. | Radio frequency (RF) switch |
US10749518B2 (en) | 2016-11-18 | 2020-08-18 | Qorvo Us, Inc. | Stacked field-effect transistor switch |
US10068831B2 (en) | 2016-12-09 | 2018-09-04 | Qorvo Us, Inc. | Thermally enhanced semiconductor package and process for making the same |
US10490471B2 (en) | 2017-07-06 | 2019-11-26 | Qorvo Us, Inc. | Wafer-level packaging for enhanced performance |
US10366972B2 (en) | 2017-09-05 | 2019-07-30 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
US10784233B2 (en) | 2017-09-05 | 2020-09-22 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
US11152363B2 (en) | 2018-03-28 | 2021-10-19 | Qorvo Us, Inc. | Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process |
US12062700B2 (en) | 2018-04-04 | 2024-08-13 | Qorvo Us, Inc. | Gallium-nitride-based module with enhanced electrical performance and process for making the same |
US12046505B2 (en) | 2018-04-20 | 2024-07-23 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same utilizing localized SOI formation |
US10804246B2 (en) | 2018-06-11 | 2020-10-13 | Qorvo Us, Inc. | Microelectronics package with vertically stacked dies |
CN118213279A (zh) | 2018-07-02 | 2024-06-18 | Qorvo美国公司 | Rf半导体装置及其制造方法 |
US10964554B2 (en) | 2018-10-10 | 2021-03-30 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US11069590B2 (en) | 2018-10-10 | 2021-07-20 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US11646242B2 (en) | 2018-11-29 | 2023-05-09 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with at least one heat extractor and process for making the same |
US11387157B2 (en) | 2019-01-23 | 2022-07-12 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US12046570B2 (en) | 2019-01-23 | 2024-07-23 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US12046483B2 (en) | 2019-01-23 | 2024-07-23 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US12057374B2 (en) | 2019-01-23 | 2024-08-06 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
CN113632209A (zh) | 2019-01-23 | 2021-11-09 | Qorvo美国公司 | Rf半导体装置和其制造方法 |
US12074086B2 (en) | 2019-11-01 | 2024-08-27 | Qorvo Us, Inc. | RF devices with nanotube particles for enhanced performance and methods of forming the same |
US11646289B2 (en) | 2019-12-02 | 2023-05-09 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US11923238B2 (en) | 2019-12-12 | 2024-03-05 | Qorvo Us, Inc. | Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive |
US12062571B2 (en) | 2021-03-05 | 2024-08-13 | Qorvo Us, Inc. | Selective etching process for SiGe and doped epitaxial silicon |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4310266B2 (ja) * | 2004-12-06 | 2009-08-05 | パナソニック株式会社 | 感光性硬化樹脂の塗布方法および接着方法 |
JP4976718B2 (ja) * | 2005-03-25 | 2012-07-18 | 住友化学株式会社 | 固体撮像装置及びその製造方法 |
JP4591378B2 (ja) * | 2006-02-21 | 2010-12-01 | 株式会社デンソー | 半導体装置の製造方法 |
JP5050683B2 (ja) * | 2007-06-25 | 2012-10-17 | 日立化成工業株式会社 | 感光性樹脂組成物及びこれを用いた感光性エレメント |
-
2007
- 2007-07-18 JP JP2007187202A patent/JP5013467B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2009026880A (ja) | 2009-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5013467B2 (ja) | 半導体装置の製造方法 | |
JP4591378B2 (ja) | 半導体装置の製造方法 | |
JP5334411B2 (ja) | 貼り合わせ基板および貼り合せ基板を用いた半導体装置の製造方法 | |
JP4151164B2 (ja) | 半導体装置の製造方法 | |
JP5718005B2 (ja) | 半導体装置製造用耐熱性粘着テープ及びそのテープを用いた半導体装置の製造方法。 | |
JP5718342B2 (ja) | 半導体ウェーハにフィルムを付加する装置および方法ならびに半導体ウェーハを処理する方法 | |
JP6425941B2 (ja) | 電子デバイス及び電子デバイスの製造方法 | |
JP2008300487A (ja) | 貼り合わせ装置、接着剤の溶解を防ぐ方法、及び貼り合わせ方法 | |
JP2007139576A (ja) | 半導体力学量センサの製造方法 | |
JP2001102430A (ja) | 防塵用カバーフィルム付きウエハ支持台及びその製造方法 | |
US20140113412A1 (en) | Chip package and fabrication method thereof | |
TW201201267A (en) | Method for dicing wafer, connection method and connected structure body | |
JP4636096B2 (ja) | 半導体装置およびその製造方法 | |
KR20190085933A (ko) | 가요성 일렉트로닉스 제조를 위한 일시적 본딩층 | |
JP2002275435A (ja) | 半導体装置組立用マスクシートおよび半導体装置の組み立て方法 | |
JP4342340B2 (ja) | 半導体装置の製造方法 | |
JP6799988B2 (ja) | 貼付装置 | |
JP2003166998A (ja) | 半導体加速度センサ | |
JP2003068995A (ja) | 薄膜デバイス基板の製造方法 | |
US20120009394A1 (en) | Bonding method and bonding substrate | |
KR20030093247A (ko) | 반도체 장치 조립용 마스크 시트 및 반도체 장치 조립 방법 | |
JP2011059257A (ja) | ドライフィルム及びドライフィルムの製造方法 | |
JP5540842B2 (ja) | 半導体装置の製造方法 | |
JP5428135B2 (ja) | 積層物及びその製造方法 | |
JP2006245211A (ja) | 粘着シート及びこの粘着シートを用いた半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20091001 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100405 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120508 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120531 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150615 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |