CN102652357B - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN102652357B
CN102652357B CN201080055269.XA CN201080055269A CN102652357B CN 102652357 B CN102652357 B CN 102652357B CN 201080055269 A CN201080055269 A CN 201080055269A CN 102652357 B CN102652357 B CN 102652357B
Authority
CN
China
Prior art keywords
electrode
resin
recess
semiconductor device
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201080055269.XA
Other languages
English (en)
Other versions
CN102652357A (zh
Inventor
大野裕孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Toyota Motor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyota Motor Corp filed Critical Toyota Motor Corp
Publication of CN102652357A publication Critical patent/CN102652357A/zh
Application granted granted Critical
Publication of CN102652357B publication Critical patent/CN102652357B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C24/00Coating starting from inorganic powder
    • C23C24/02Coating starting from inorganic powder by application of pressure only
    • C23C24/04Impact or kinetic deposition of particles
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C28/00Coating for obtaining at least two superposed coatings either by methods not provided for in a single one of groups C23C2/00 - C23C26/00 or by combinations of methods provided for in subclasses C23C and C25C or C25D
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/051Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142Sealing arrangements between parts, e.g. adhesion promotors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/183Connection portion, e.g. seal
    • H01L2924/18301Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

一种廉价地提高树脂对基板的粘合性的半导体装置,其中,半导体元件(11)和一片或两片基板(12、13)被树脂(10)密封,所述一片或两片基板被配置为与所述半导体元件(11)的一个面或两个面相对,在一片或两片基板(12、13)上形成有通过冷喷法喷射金属粉末而成膜的树脂接合膜(18),在所述树脂接合膜(18)上形成有其空间从膜表面向深度方向扩展的凹部(181)。

Description

半导体装置
技术领域
本发明涉及廉价地提高基板和密封树脂的粘合性的半导体装置。
背景技术
在半导体装置中,半导体元件经由焊锡被接合到基板,并且整体上通过树脂来密封。但是,基板的线膨胀系数大,从而存在由于冷热循环导致密封树脂剥离的问题。因此,已知有为了防止剥离而在基板上涂布聚酰胺树脂或者聚酰亚胺树脂的技术。除此之外,在下述的专利文献1中公开了在基板上形成由铝(Al)或硅的氧化物(Al2O3、SiO2)组成的喷镀覆膜的技术。实施了喷镀包覆的基板与密封树脂的粘合变得牢固。另外,在下述的专利文献2中公开了如下技术:使用具有多个突起的加工冲头通过冲压处理在基板的表面上形成多个凹部,进入该凹部的密封树脂挂在该凹部上来使粘合更牢固。
在先技术文献
专利文献
专利文献1:日本专利文献特开平6-112390号公报;
专利文献2:日本专利文献特开2007-258587号公报。
发明内容
发明所要解决的问题
但是,对于涂布聚酰胺树脂或者聚酰亚胺树脂,材料费昂贵,而且,如果附着到不应涂布的区域,则之后需要进行清洗作业等,耗费时间,并且非常麻烦。另一方面,对于喷镀覆膜,需要使铝等金属粉末熔融,然后将熔融的金属喷射到基板上,所以基板受到的热影响大。另外,喷镀需要在减压程度高的腔室内进行等,形成覆膜需要成本,由此导致半导体装置的价格上升。而且,基板被熔融的材料粉末的热加热,所以需要在成膜后进行冷却处理等也耗费时间。另外,在机械式的凹部形成过程中,存在冲压处理导致基板发生变形,从而在半导体元件的邻近部分不能形成凹部等问题。
本发明是为了解决上述问题而完成的,其目的是提供廉价地提高了树脂对基板的粘合性的半导体装置。
用于解决问题的手段
本发明的一个实施方式的半导体装置的特征在于,半导体元件和一片或两片基板被树脂密封,所述一片或两片基板被配置为与所述半导体元件的一个面或两个面相对,在所述一片或两片基板上形成有通过冷喷法喷射金属粉末而成膜的树脂接合膜,在所述树脂接合膜上形成有其空间从膜表面向深度方向扩展的凹部。。
优选在上述半导体装置中所述凹部被形成为阶梯状。
另外,优选在上述半导体装置中,所述基板是配置于所述半导体元件的两个面的第一电极和第二电极,在所述半导体元件和所述第一电极之间配置有块电极,所述块电极是在所述第一电极上通过冷喷法成膜而成的块电极。
另外,优选在上述半导体装置中,所述凹部是被配置成包围所述半导体元件和所述块电极的周围的多个孔。
另外,优选在上述半导体装置中,所述凹部是包围所述半导体元件和所述块电极的周围的槽。
另外,优选在上述半导体装置中,所述凹部通过在包围所述半导体元件和所述块电极的周围的槽上重叠形成矩形孔而构成,所述矩形孔的尺寸大于所述槽的宽度。
发明的效果
根据本发明,树脂接合膜成膜在基板上,密封树脂除了粘合树脂接合膜之外,还进入凹部并对抗将要剥离的应力从而提高粘合强度。另外,通过冷喷法成膜的树脂接合膜是多孔质的,因此表面凸凹不平,密封树脂进入该凹陷部分也能够提高接合强度。因此,通过树脂接合膜而获得的接合强度的提高,能够不再进行以往进行的涂布聚酰胺树脂等或形成由铝等组成的喷镀覆膜,能够通过降低材料成本、提高生产效率等来降低半导体装置的成本。
附图说明
图1是示出半导体装置的实施方式的截面图;
图2是概念性地示出了执行冷喷法的成膜装置的构成的图;
图3是放大示出图1的P部的、第二电极和密封树脂的边界部分的截面图;
图4是示出树脂接合膜的形成过程的概念图;
图5是关于树脂接合膜的凹部示出孔形状的例子的平面图;
图6是关于树脂接合膜的凹部示出槽形状的例子的平面图;
图7是关于树脂接合膜的凹部示出孔形状和槽形状的组合的例子的平面图。
符号说明
1  半导体装置
10  树脂
11  半导体元件
12  第一电极
13  第二电极
14  块电极
15、16  焊锡层
18  树脂接合膜
101  固定部
181  凹部
具体实施方式
接着,下面参照附图说明本发明所涉及的半导体装置的一个实施方式。图1是示出本实施方式的半导体装置的截面图。在该半导体装置1中,半导体元件11被夹在第一电极12和第二电极13之间,并且在半导体元件11和第一电极12之间配置有块电极14。第一电极12和第二电极13被设置作为发射电极或者集电极,来作为半导体元件11的各主电极,而且还具有散热板的功能,因此以电气传导性以及热传导性好的铜或铝等金属形成。
另一方面,块电极14被通过冷喷法一体形成于第一电极12。在半导体元件11和第二电极13以及块电极14之间设置有焊锡层15、16,焊锡层15、16分别与它们接合。主电极端子21、22分别被连接到第一电极12和第二电极13,等电位连接线24被连接于控制电极端子23与半导体元件11之间。而且,整体被密封树脂10密封。第一电极12和第二电极13是权利要求中记载的基板的一个例子,在其表面形成有通过冷喷法形成的树脂接合膜18。
图2是概念性地示出执行冷喷法的成膜装置的构成的图。成膜装置80具有供应压缩气体的压缩机81,从该压缩机81送出的压缩气体被加热装置82加热,经由压力调整阀83从喷嘴84喷射。粉末罐体85中填充有例如铜粉末,为了也能够在喷嘴84加热从该粉末罐体85送入的铜粉末而设置有加热器86。而且,为了将铜粉末喷射到特定的区域而成膜,还设置有使喷嘴84平行移动的驱动装置87。
在通过成膜装置80对块电极14成膜的情况下,在第一电极12上配置掩膜88。掩膜88形成与成膜区域大小相当的开口框881,并且开口框881的位置与第一电极12相配合。喷嘴84被从粉末罐体85供应平均粒径为5~60μm的铜粉末,该铜粉末被加热器86加热。另外,从压缩机81来的被加热的压缩气体被送入喷嘴84。
被加热到50℃~200℃的固体状态的铜粉末与压缩气体一起被从喷嘴84强有力地向第一电极12的表面喷射。从喷嘴84喷射出的铜粉末保持固体状态以音速到超音速程度的高速度冲击第一电极12,通过塑性变形并附着来形成膜。在铜粉末冲击时动能转化成热能,根据材料的不同,材料表面超过熔点从而相互结合得到牢固的粘合力。而且,通过喷射铜粉末的喷嘴84沿成膜区域反复水平移动,而在第一电极12上形成预定厚度的块电极14。
接着,说明在第一电极12和第二电极13的表面上进行的、通过冷喷法进行的树脂接合膜18的形成。以往认为密封树脂10的剥离是由于冷热循环导致的。这次进一步判明,在半导体装置1的树脂密封工序中,由于环氧树脂在高温硬化时的交联反应导致体积收缩的硬化收缩与从高温的硬化温度冷却到室温时的热收缩相结合,将要剥离与电极12、13的粘合的应力也非常大。
特别是,如半导体装置1那样,用于两面冷却的具有大电极12、13的电源卡(Power Card)被配置成两片电极12、13通过块电极14而相隔一定的距离,其间被填入密封树脂10。在该电极12、13之间的密封树脂10硬化收缩时,导致两面相对的电极彼此接近以缩短彼此的距离,但是之间的块电极14阻止它们彼此接近。这时,促使剥离的应力作用到密封树脂10和电极12、13的粘合界面上,由于密封树脂10的粘接力不足而剥离。
因此,在半导体装置1中,在第一电极12和第二电极13与密封树脂10的边界面上,形成能够牢固粘合的树脂接合膜18。图3是放大示出图1的P部的、第二电极13和密封树脂10的边界部分的截面图。树脂接合膜18是通过冷喷法成膜的,特别是形成了作为密封树脂10进入的空间的凹部181。凹部181被形成为从膜表面向深度方向扩展空间。具体地说,由于阶梯差从而其表面的开口部侧变窄,进入凹部181并硬化的密封树脂10的固定部101被卡住从而不能拔出。
接着,图4是示出树脂接合膜18的形成过程的概念图。对于树脂接合膜18的成膜,首先在与第一电极12或第二电极13对应的基板30上形成用于形成凹部181的空间的2级的抗蚀剂块31。例如使用光刻法,在基板30上涂布光致抗蚀剂,之后,从掩膜之上照射紫外线。化学变化的部分的光致抗蚀剂熔化而形成抗蚀剂块31。抗蚀剂块31被顺序地形成下层块311和上层块312,下层块311的面积比上层块312的大。
形成抗蚀剂块31之后,使用前述的成膜装置80通过冷喷法来成膜树脂接合膜18。一旦对基板30喷射铜粉末,则在基板30的表面上埋入抗蚀剂块31从而形成预定厚度的树脂接合膜18。之后,使用氧化等离子体等进行灰化处理从而去除埋入树脂接合膜18之中的抗蚀剂块31。进一步,通过使用酸等溶液进行清洗来去除金属或有机物等杂质。这样,在去除了抗蚀剂块31的树脂接合膜18中形成了深度方向的空间比表面的开口侧扩展的凹部181。
但是,针对半导体装置1的第一电极12和第二电极13的树脂接合膜18在配置于半导体装置1中央的半导体元件11和块电极14的周围形成凹部181。图5至图7是示出第二电极13的树脂接合膜18上形成的凹部的各种例子的平面图。凹部181的一个例子是如图5所示的矩形的孔,并以包围半导体元件11的接合区域131的周围的方式被配置多个。另外,作为凹部181的其他的例子,如图6所示,可以是包围接合区域131的周围的多个槽。进一步作为凹部181的其他的例子,如图7所示,可以是在包围接合区域131的周围的环状的槽上组合了尺寸比该槽的宽度大的矩形的孔。
这样,图1所示的半导体装置1在第一电极12以及第二电极13的表面上形成树脂接合膜18,如图3所示,密封树脂10与树脂接合膜18粘合。特别是,进入凹部181的固定部101对抗使密封树脂10将要剥离的应力从而提高粘合强度。另外,通过冷喷法成膜的树脂接合膜18是多孔质的所以表面凸凹。因此,密封树脂10进入树脂接合膜18的表面的凹陷部分也能够提高接合强度。这一点上,在半导体装置1中,由于块电极14也是通过冷喷法成膜的,所以密封树脂10与该块电极14之间的接合强度也得到提高。
在树脂接合膜18的凹部181是如图5所示的孔的情况下,进入该孔的密封树脂10向四方扩展从而粘合、卡在该孔处,由此密封树脂10的接合强度得到提高。另一方面,在凹部181是如图6所示的槽的情况下,进入凹部181的密封树脂10流动到槽的角落。因此,能够挤出内部的气泡形成以树脂覆盖的固定部101,保证粘合力。此外,凹部181是如图7所示的孔和槽的组合的情况下,能够达到两者的效果。即,在容易残留气泡的孔部分,树脂的进入而将气泡挤出到槽部分,在该孔部分中,形成以树脂覆盖的固定部101的同时,通过四周的卡住从而接合强度得到提高。
在本实施方式中,通过由树脂接合膜18带来的接合强度的提高,能够不再使用以往进行的涂布聚酰胺树脂等或者形成由铝等组成的喷镀覆膜,通过降低材料成本、提高生产效率等能够降低半导体装置1的成本。另外,形成凹部181并不会发生类似冲压处理等那样的变形,因此能够在第二电极13上半导体元件11的邻近部分形成凹部181。另外,通过以热传导性和电气传导性好的铝和铜等金属来形成树脂接合膜18,能够在第二电极13的全体上成膜。因此,在半导体元件11的邻近部分能够保证树脂接合膜18和密封树脂10的粘合性。
另外,在使用了冷喷法的情况下,能够容易且均匀地立体成形树脂接合膜18,能够直接进行焊锡。通过以铜或者镍、银、铜来形成树脂接合膜18,能够进行焊锡,因此不再需要以往在第一电极12以及第二电极13上实施的镀镍、镀金。镀镍是与密封树脂的粘合性下降的原因,镀金非常昂贵。在这一点上,能够降低半导体装置1的价格。
进一步,通过冷喷法成膜的块电极14和树脂接合膜18由于表面的凸凹而产生毛细现象。因此,剩余的焊锡被凹部吸收从而防止多余的焊锡的溢出,具有防止焊锡成为滴状从而附着在其余的部位的效果。
此外,本发明不限于所述的实施方式,毋庸置疑,在不脱离本发明的主旨的范围内能够进行各种的改良、变形。
例如,在图1中示出并说明了用于两面冷却的半导体装置1,也可以是仅在半导体元件的单侧设置电极的用于单面冷却的半导体装置。
另外,例如,在图5以及图7中,作为凹部181的形状例举了矩形的孔并进行了说明,但是也可以是圆形等其他的形状。

Claims (8)

1.一种半导体装置,其中,半导体元件和一片或两片基板被树脂密封,所述一片或两片基板被配置为与所述半导体元件的一个面或两个面相对,所述半导体装置的特征在于,
在所述一片或两片基板上形成有通过冷喷法喷射金属粉末而成膜的树脂接合膜,在所述树脂接合膜上形成有其空间从膜表面向深度方向扩展的凹部,
其中,所述凹部通过以下形成:首先在所述基板上形成用于所述凹部的空间的二级抗蚀剂块,在形成所述抗蚀剂块之后,通过冷喷法形成所述树脂接合膜,此后,通过灰化处理去除埋入所述树脂接合膜中的所述抗蚀剂块,
其中,所述凹部被形成为阶梯状。
2.根据权利要求1所述的半导体装置,其特征在于,
所述基板是配置于所述半导体元件的两个面的第一电极和第二电极,在所述半导体元件和所述第一电极之间配置有块电极,所述块电极是在所述第一电极上通过冷喷法成膜而成的块电极。
3.根据权利要求1所述的半导体装置,其特征在于,
所述凹部是被配置成包围所述半导体元件的周围的多个孔。
4.根据权利要求1所述的半导体装置,其特征在于,
所述凹部是包围所述半导体元件的周围的槽。
5.根据权利要求1所述的半导体装置,其特征在于,
所述凹部通过在包围所述半导体元件的周围的槽上重叠形成矩形孔而构成,所述矩形孔的尺寸大于所述槽的宽度。
6.根据权利要求2所述的半导体装置,其特征在于,
所述凹部是被配置成包围所述半导体元件和所述块电极的周围的多个孔。
7.根据权利要求2所述的半导体装置,其特征在于,
所述凹部是包围所述半导体元件和所述块电极的周围的槽。
8.根据权利要求2所述的半导体装置,其特征在于,
所述凹部通过在包围所述半导体元件和所述块电极的周围的槽上重叠形成矩形孔而构成,所述矩形孔的尺寸大于所述槽的宽度。
CN201080055269.XA 2010-05-21 2010-05-21 半导体装置 Expired - Fee Related CN102652357B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2010/058586 WO2011145202A1 (ja) 2010-05-21 2010-05-21 半導体装置

Publications (2)

Publication Number Publication Date
CN102652357A CN102652357A (zh) 2012-08-29
CN102652357B true CN102652357B (zh) 2015-09-09

Family

ID=44991326

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080055269.XA Expired - Fee Related CN102652357B (zh) 2010-05-21 2010-05-21 半导体装置

Country Status (6)

Country Link
US (1) US8436461B2 (zh)
EP (1) EP2573810B1 (zh)
JP (1) JP5321601B2 (zh)
KR (1) KR101297870B1 (zh)
CN (1) CN102652357B (zh)
WO (1) WO2011145202A1 (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102549738B (zh) * 2010-05-18 2015-07-01 丰田自动车株式会社 半导体装置及其制造方法
JP5713032B2 (ja) * 2013-01-21 2015-05-07 トヨタ自動車株式会社 半導体装置の製造方法
KR101748508B1 (ko) * 2013-01-29 2017-06-16 도요타지도샤가부시키가이샤 전지
JP6037885B2 (ja) * 2013-02-19 2016-12-07 三菱重工業株式会社 成膜方法
JP2015211157A (ja) * 2014-04-28 2015-11-24 三菱電機株式会社 パワー半導体モジュールおよびその製造方法
DE102015201927A1 (de) 2015-02-04 2016-08-04 Siemens Aktiengesellschaft Verfahren zum Kaltgasspritzen mit Maske
JP6481409B2 (ja) * 2015-02-19 2019-03-13 三菱マテリアル株式会社 パワーモジュール用基板及びパワーモジュール
KR102424402B1 (ko) 2015-08-13 2022-07-25 삼성전자주식회사 반도체 패키지 및 그 제조방법
USD926234S1 (en) 2018-05-24 2021-07-27 Whirlpool Corporation Kitchen appliance with two-dimensional applied surface graphic
WO2021193643A1 (ja) * 2020-03-25 2021-09-30 国立大学法人東北大学 複合部材の製造方法および複合部材

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06112390A (ja) * 1992-09-24 1994-04-22 Nippon Steel Corp リードフレーム
JP2007258587A (ja) * 2006-03-24 2007-10-04 Rohm Co Ltd リードフレームおよびその製造方法並びにリードフレームを備えた半導体装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2890635B2 (ja) 1990-03-29 1999-05-17 セイコーエプソン株式会社 半導体装置
JP4248037B2 (ja) * 1997-02-04 2009-04-02 株式会社不二機販 金属被膜の形成方法
JP3719506B2 (ja) 2001-12-19 2005-11-24 株式会社デンソー 半導体装置及びその製造方法
JP2002289739A (ja) * 2001-03-23 2002-10-04 Dainippon Printing Co Ltd 樹脂封止型半導体装置および半導体装置用回路部材とその製造方法
JP3807354B2 (ja) * 2001-08-06 2006-08-09 株式会社デンソー 半導体装置
JP3748849B2 (ja) 2002-12-06 2006-02-22 三菱電機株式会社 樹脂封止型半導体装置
JP4595665B2 (ja) 2005-05-13 2010-12-08 富士電機システムズ株式会社 配線基板の製造方法
JP4241859B2 (ja) 2007-07-19 2009-03-18 トヨタ自動車株式会社 パワーモジュールの製造方法、パワーモジュール、車両用インバータ、及び車両
KR101438826B1 (ko) * 2008-06-23 2014-09-05 엘지이노텍 주식회사 발광장치

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06112390A (ja) * 1992-09-24 1994-04-22 Nippon Steel Corp リードフレーム
JP2007258587A (ja) * 2006-03-24 2007-10-04 Rohm Co Ltd リードフレームおよびその製造方法並びにリードフレームを備えた半導体装置

Also Published As

Publication number Publication date
WO2011145202A1 (ja) 2011-11-24
JP5321601B2 (ja) 2013-10-23
US20120181685A1 (en) 2012-07-19
EP2573810A4 (en) 2014-04-30
EP2573810A1 (en) 2013-03-27
US8436461B2 (en) 2013-05-07
KR101297870B1 (ko) 2013-08-19
EP2573810B1 (en) 2016-08-17
CN102652357A (zh) 2012-08-29
JPWO2011145202A1 (ja) 2013-07-22
KR20120091297A (ko) 2012-08-17

Similar Documents

Publication Publication Date Title
CN102652357B (zh) 半导体装置
JP4844702B1 (ja) マスキング治具、基板加熱装置、及び成膜方法
CN102218904B (zh) 印刷装置中的结合的电路和密封件
JP4151420B2 (ja) デバイスの製造方法
JP4977198B2 (ja) 電子マイクロ流体素子のシステム・イン・パッケージプラットフォーム
US9543252B2 (en) Semiconductor apparatus and method for producing the same
JP5565315B2 (ja) 半導体装置の製造方法
WO2016095643A1 (zh) 柔性显示基板母板及柔性显示基板的制备方法
CN103579130A (zh) 半导体装置以及半导体装置的制造方法
US20080239002A1 (en) Cast-in place ink feed structure using encapsulant
CN104221131B (zh) 半导体元件的制造方法
JPWO2017164385A1 (ja) ボンディング装置
JP2003249510A (ja) 半導体封止方法
JP3858537B2 (ja) 基板接合方法、接合体、インクジェットヘッド、および画像形成装置
CN101478020A (zh) 半导体发光元件的制造方法
US10629844B2 (en) Organic optoelectronic component and method for producing an organic optoelectronic component
JP5056105B2 (ja) 半導体装置およびその製造方法
JP2003249509A (ja) 半導体封止方法および封止された半導体
JP2008103382A (ja) 半導体装置及びその製造方法
JP6859634B2 (ja) 中空パッケージの製造方法
JP2022020351A (ja) 液体吐出ヘッドおよびその製造方法
CN116190248A (zh) 一种嵌埋封装散热结构及其制作方法以及半导体
JPH1056126A (ja) リードフレーム及びその製造方法並びに樹脂封止型半導体装置
JP2011218727A (ja) インクジェットヘッドおよびその製造方法
JP2005219190A (ja) 基板接合方法、接合体、インクジェットヘッド、および画像形成装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200409

Address after: Aichi Prefecture, Japan

Patentee after: DENSO Corp.

Address before: Aichi Prefecture, Japan

Patentee before: Toyota Motor Corp.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150909