CN102055439B - 低漏电及数据保持电路 - Google Patents
低漏电及数据保持电路 Download PDFInfo
- Publication number
- CN102055439B CN102055439B CN201010558923.0A CN201010558923A CN102055439B CN 102055439 B CN102055439 B CN 102055439B CN 201010558923 A CN201010558923 A CN 201010558923A CN 102055439 B CN102055439 B CN 102055439B
- Authority
- CN
- China
- Prior art keywords
- power island
- transistor
- circuit
- power
- sleep
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000014759 maintenance of location Effects 0.000 title claims description 31
- 230000007958 sleep Effects 0.000 claims abstract description 112
- 238000000034 method Methods 0.000 claims abstract description 33
- 230000008569 process Effects 0.000 claims abstract description 14
- 230000005059 dormancy Effects 0.000 claims description 12
- 230000008859 change Effects 0.000 claims description 10
- 238000012545 processing Methods 0.000 claims description 5
- 230000009467 reduction Effects 0.000 claims description 3
- 238000003780 insertion Methods 0.000 claims 10
- 230000037431 insertion Effects 0.000 claims 10
- 230000006978 adaptation Effects 0.000 claims 5
- 230000000284 resting effect Effects 0.000 claims 5
- 108010076504 Protein Sorting Signals Proteins 0.000 claims 2
- 230000010354 integration Effects 0.000 claims 1
- 238000002955 isolation Methods 0.000 description 17
- 230000005540 biological transmission Effects 0.000 description 10
- 230000002829 reductive effect Effects 0.000 description 6
- 238000013459 approach Methods 0.000 description 4
- 239000000872 buffer Substances 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 230000006266 hibernation Effects 0.000 description 3
- 208000035795 Hypocalcemic vitamin D-dependent rickets Diseases 0.000 description 2
- 230000005370 isotopic spin Effects 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 208000033584 type 1 vitamin D-dependent rickets Diseases 0.000 description 2
- 102100034501 Cyclin-dependent kinases regulatory subunit 1 Human genes 0.000 description 1
- 101000710200 Homo sapiens Cyclin-dependent kinases regulatory subunit 1 Proteins 0.000 description 1
- 101000854777 Homo sapiens Pantetheinase Proteins 0.000 description 1
- 102100020749 Pantetheinase Human genes 0.000 description 1
- 101100420795 Schizosaccharomyces pombe (strain 972 / ATCC 24843) sck1 gene Proteins 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/10—Modifications for increasing the maximum permissible switched voltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US54657404P | 2004-02-19 | 2004-02-19 | |
| US60/546,574 | 2004-02-19 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2005800054871A Division CN1969457B (zh) | 2004-02-19 | 2005-01-20 | 低漏电及数据保持电路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102055439A CN102055439A (zh) | 2011-05-11 |
| CN102055439B true CN102055439B (zh) | 2015-04-15 |
Family
ID=34910791
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010558923.0A Expired - Lifetime CN102055439B (zh) | 2004-02-19 | 2005-01-20 | 低漏电及数据保持电路 |
| CN2005800054871A Expired - Lifetime CN1969457B (zh) | 2004-02-19 | 2005-01-20 | 低漏电及数据保持电路 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2005800054871A Expired - Lifetime CN1969457B (zh) | 2004-02-19 | 2005-01-20 | 低漏电及数据保持电路 |
Country Status (6)
| Country | Link |
|---|---|
| EP (3) | EP1743422B1 (enExample) |
| JP (3) | JP2007536771A (enExample) |
| KR (2) | KR100999213B1 (enExample) |
| CN (2) | CN102055439B (enExample) |
| CA (2) | CA2595375A1 (enExample) |
| WO (1) | WO2005081758A2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108028653A (zh) * | 2015-07-22 | 2018-05-11 | 辛奥普希斯股份有限公司 | 物联网(IoT)电力和性能管理技术和电路方法 |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010282411A (ja) * | 2009-06-04 | 2010-12-16 | Renesas Electronics Corp | 半導体集積回路、半導体集積回路の内部状態退避回復方法 |
| US8004922B2 (en) * | 2009-06-05 | 2011-08-23 | Nxp B.V. | Power island with independent power characteristics for memory and logic |
| JP5886127B2 (ja) * | 2011-05-13 | 2016-03-16 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US8824215B2 (en) * | 2011-09-12 | 2014-09-02 | Arm Limited | Data storage circuit that retains state during precharge |
| EP2982040A4 (en) | 2013-04-02 | 2017-03-29 | Hewlett-Packard Enterprise Development LP | State-retaining logic cell |
| CN104517645B (zh) * | 2014-05-16 | 2019-08-13 | 上海华虹宏力半导体制造有限公司 | 闪存低速读模式控制电路 |
| KR101470858B1 (ko) * | 2014-07-23 | 2014-12-09 | 주식회사 한국화이어텍 | 유무기 복합 하이브리드 수지 및 이를 이용한 코팅재 조성물 |
| CN104639104B (zh) * | 2015-02-06 | 2017-03-22 | 中国人民解放军国防科学技术大学 | 功能模块级多阈值低功耗控制装置及方法 |
| US9859893B1 (en) * | 2016-06-30 | 2018-01-02 | Qualcomm Incorporated | High speed voltage level shifter |
| CN108347241B (zh) * | 2018-01-31 | 2021-09-07 | 京微齐力(北京)科技有限公司 | 一种低功耗多路选择器的结构 |
| CN108447514A (zh) * | 2018-04-02 | 2018-08-24 | 睿力集成电路有限公司 | 半导体存储器、休眠定态逻辑电路及其休眠定态方法 |
| TWI674754B (zh) * | 2018-12-28 | 2019-10-11 | 新唐科技股份有限公司 | 資料保持電路 |
| CN111049513B (zh) * | 2019-11-29 | 2023-08-08 | 北京时代民芯科技有限公司 | 一种带冷备份功能的轨到轨总线保持电路 |
| CN112859991B (zh) * | 2021-04-23 | 2021-07-30 | 深圳市拓尔微电子有限责任公司 | 电压处理电路和控制电压处理电路的方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6246265B1 (en) * | 1998-06-12 | 2001-06-12 | Nec Corporation | Semiconductor integrated logic circuit with sequential circuits capable of preventing subthreshold leakage current |
| US6337583B1 (en) * | 1999-05-17 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Random logic circuit |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07105174A (ja) * | 1993-10-07 | 1995-04-21 | Hitachi Ltd | 1チップマイクロコンピュータ |
| JPH09261013A (ja) * | 1996-03-19 | 1997-10-03 | Fujitsu Ltd | Dフリップフロップ回路 |
| JPH10261946A (ja) * | 1997-03-19 | 1998-09-29 | Mitsubishi Electric Corp | 半導体集積回路 |
| JPH11214962A (ja) * | 1997-11-19 | 1999-08-06 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| KR100321976B1 (ko) * | 1997-12-29 | 2002-05-13 | 윤종용 | 인텔프로세서를위한오류허용전압조절모듈회로 |
| DE19811353C1 (de) * | 1998-03-16 | 1999-07-22 | Siemens Ag | Schaltungsanordnung zur Reduzierung des Leckstromes |
| JP2000013215A (ja) * | 1998-04-20 | 2000-01-14 | Nec Corp | 半導体集積回路 |
| JP3341681B2 (ja) * | 1998-06-12 | 2002-11-05 | 日本電気株式会社 | 半導体集積論理回路 |
| US20020000872A1 (en) * | 1998-09-11 | 2002-01-03 | Yibin Ye | Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode |
| KR20010080575A (ko) * | 1999-09-28 | 2001-08-22 | 롤페스 요하네스 게라투스 알베르투스 | 액티브 모드와 슬립 모드에서 동작 가능한 전자 디지털 회로 |
| JP2001284530A (ja) * | 2000-03-29 | 2001-10-12 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
| US6522171B2 (en) * | 2001-01-11 | 2003-02-18 | International Business Machines Corporation | Method of reducing sub-threshold leakage in circuits during standby mode |
| JP2003110022A (ja) * | 2001-09-28 | 2003-04-11 | Mitsubishi Electric Corp | 半導体集積回路 |
| US6538471B1 (en) * | 2001-10-10 | 2003-03-25 | International Business Machines Corporation | Multi-threshold flip-flop circuit having an outside feedback |
| EP1331736A1 (en) * | 2002-01-29 | 2003-07-30 | Texas Instruments France | Flip-flop with reduced leakage current |
| US6998895B2 (en) * | 2002-10-29 | 2006-02-14 | Qualcomm, Incorporated | System for reducing leakage in integrated circuits during sleep mode |
-
2005
- 2005-01-20 WO PCT/US2005/001938 patent/WO2005081758A2/en not_active Ceased
- 2005-01-20 EP EP05711776.4A patent/EP1743422B1/en not_active Expired - Lifetime
- 2005-01-20 KR KR1020107004248A patent/KR100999213B1/ko not_active Expired - Lifetime
- 2005-01-20 CN CN201010558923.0A patent/CN102055439B/zh not_active Expired - Lifetime
- 2005-01-20 CA CA002595375A patent/CA2595375A1/en not_active Abandoned
- 2005-01-20 CN CN2005800054871A patent/CN1969457B/zh not_active Expired - Lifetime
- 2005-01-20 KR KR1020067016624A patent/KR100984406B1/ko not_active Expired - Lifetime
- 2005-01-20 CA CA2738882A patent/CA2738882C/en not_active Expired - Lifetime
- 2005-01-20 EP EP19170964.1A patent/EP3537607B1/en not_active Expired - Lifetime
- 2005-01-20 EP EP11177203.4A patent/EP2387156A3/en not_active Ceased
- 2005-01-20 JP JP2006554101A patent/JP2007536771A/ja not_active Withdrawn
-
2011
- 2011-09-30 JP JP2011217253A patent/JP2012039644A/ja not_active Withdrawn
-
2013
- 2013-04-30 JP JP2013095072A patent/JP5671577B2/ja not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6246265B1 (en) * | 1998-06-12 | 2001-06-12 | Nec Corporation | Semiconductor integrated logic circuit with sequential circuits capable of preventing subthreshold leakage current |
| US6337583B1 (en) * | 1999-05-17 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Random logic circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108028653A (zh) * | 2015-07-22 | 2018-05-11 | 辛奥普希斯股份有限公司 | 物联网(IoT)电力和性能管理技术和电路方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2387156A3 (en) | 2013-05-29 |
| JP5671577B2 (ja) | 2015-02-18 |
| KR100984406B1 (ko) | 2010-09-29 |
| KR20100037161A (ko) | 2010-04-08 |
| EP1743422B1 (en) | 2019-08-07 |
| JP2007536771A (ja) | 2007-12-13 |
| EP2387156A2 (en) | 2011-11-16 |
| WO2005081758A3 (en) | 2006-12-07 |
| WO2005081758A2 (en) | 2005-09-09 |
| JP2012039644A (ja) | 2012-02-23 |
| EP3537607A1 (en) | 2019-09-11 |
| EP1743422A4 (en) | 2009-05-20 |
| CN102055439A (zh) | 2011-05-11 |
| JP2013179660A (ja) | 2013-09-09 |
| CA2738882C (en) | 2016-01-12 |
| CN1969457B (zh) | 2010-12-29 |
| CA2738882A1 (en) | 2005-09-09 |
| KR100999213B1 (ko) | 2010-12-07 |
| KR20070031276A (ko) | 2007-03-19 |
| EP3537607B1 (en) | 2022-11-23 |
| EP1743422A2 (en) | 2007-01-17 |
| CA2595375A1 (en) | 2005-09-09 |
| CN1969457A (zh) | 2007-05-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7227383B2 (en) | Low leakage and data retention circuitry | |
| JP5671577B2 (ja) | 低漏出のデータ保持回路を有する集積回路およびその方法 | |
| US7312640B2 (en) | Semiconductor integrated circuit device having power reduction mechanism | |
| US6404239B1 (en) | Semiconductor integrated circuit device having power reduction mechanism | |
| van der Meer et al. | Weak-Inversion Current Reduction |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20110728 Address after: Ontario, Canada Applicant after: SAtech Group, AB LLC Address before: California, USA Applicant before: SAtech Group, AB LLC |
|
| C53 | Correction of patent of invention or patent application | ||
| CB02 | Change of applicant information |
Address after: Ontario, Ottawa, Canada Applicant after: MOSAID TECHNOLOGIES Inc. Address before: Ontario, Canada Applicant before: SAtech Group, AB LLC |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: MOSAID TECHNOLOGIES CORP. TO: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Ottawa, Ontario, Canada Patentee after: MOSAID TECHNOLOGIES Inc. Address before: Ottawa, Ontario, Canada Patentee before: MOSAID TECHNOLOGIES Inc. |
|
| CP01 | Change in the name or title of a patent holder | ||
| CX01 | Expiry of patent term |
Granted publication date: 20150415 |
|
| CX01 | Expiry of patent term |