CN101652847B - 电学互连结构及其形成方法 - Google Patents

电学互连结构及其形成方法 Download PDF

Info

Publication number
CN101652847B
CN101652847B CN200880011580.7A CN200880011580A CN101652847B CN 101652847 B CN101652847 B CN 101652847B CN 200880011580 A CN200880011580 A CN 200880011580A CN 101652847 B CN101652847 B CN 101652847B
Authority
CN
China
Prior art keywords
solder
metallic core
electricity
substrate
conductive gasket
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200880011580.7A
Other languages
English (en)
Other versions
CN101652847A (zh
Inventor
S·L·布奇瓦尔特
B·K·福尔曼
P·A·格鲁伯
罗载雄
史达元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ultratech Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN101652847A publication Critical patent/CN101652847A/zh
Application granted granted Critical
Publication of CN101652847B publication Critical patent/CN101652847B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/116—Manufacturing methods by patterning a pre-deposited material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/1182—Applying permanent coating, e.g. in-situ coating
    • H01L2224/11822—Applying permanent coating, e.g. in-situ coating by dipping, e.g. in a solder bath
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/1308—Plural core members being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/1308—Plural core members being stacked
    • H01L2224/13082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354—Coating
    • H01L2224/1357—Single coating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354—Coating
    • H01L2224/13599—Material
    • H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1705—Shape
    • H01L2224/17051—Bump connectors having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/175—Material
    • H01L2224/17505—Bump connectors having different materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H01L2224/29082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731—Location prior to the connecting process
    • H01L2224/73101—Location prior to the connecting process on the same surface
    • H01L2224/73103—Bump and layer connectors
    • H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8121—Applying energy for connecting using a reflow oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0133—Ternary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0379—Stacked conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch, thickness; Using different connections on the pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10234—Metallic balls
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10242—Metallic cylinders
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10977—Encapsulated connections
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Combinations Of Printed Boards (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

一种电学结构及其形成方法。该电器结构包括包含第一导电衬垫的第一衬底，包含第二导电衬垫的第二衬底，以及将第一导电衬垫电学及机械地连接到第二导电衬垫的互连结构。该互连结构包含具有圆柱或球体形状的无焊料金属芯结构，第一焊料结构，以及第二焊料结构。第一焊料结构将无焊料金属芯结构的第一部分电学及机械地连接到第一导电衬垫。第二焊料结构将无焊料金属芯结构的第二部分电学及机械地连接到第二导电衬垫。

Description

电学互连结构及其形成方法
技术领域
本发明涉及电学互连结构以及形成电学互连结构的相关方法。
背景技术
结构间的连接通常不可靠的并且易发生失效。因此，在本领域中需要克服至少一个上述的不足与局限。
发明内容
本法提供一种电学互连结构，该电学互连结构包括：包含第一导电衬垫的第一衬底；包含第二导电衬垫的第二衬底；以及将所述第一导电衬垫电学及机械连接到所述第二导电衬垫的互连结构，其中所述互连结构包含无焊料金属芯结构，与所述无焊料金属芯结构的第一部分直接机械接触的第一焊料结构，以及与所述无焊料金属芯结构的第二部分直接机械接触的第二焊料结构，其中所述第一焊料结构将所述无焊料金属芯结构的所述第一部分电学及机械连接到所述第一导电衬垫，以及其中所述第二焊料结构将所述无焊料金属芯结构的所述第二部分电学及机械连接到所述第二导电衬垫。
本发明提供一种电学结构，该电学结构包括：包含第一导电衬垫的第一衬底；包含第二导电衬垫的第二衬底；以及将所述第一导电衬垫电学及机械连接到所述第二导电衬垫的互连结构，其中所述互连结构包含无焊料金属芯结构以及覆盖所述无焊料金属芯结构的整个外表面的焊料层，其中所述整个外表面完全包围所述第一金属结构，其中所述焊料层与所述无焊料金属芯结构的所述整个表面直接电学及机械接触，以及其中所述焊料层将所述无焊料金属芯结构电学及机械连接到所述第一导电衬垫及所述第二导电衬垫。
本发明提供一种用于形成电学结构的方法，该方法包括：提供包含第一导电衬垫的第一衬底，包含第二导电衬垫的第二衬底，以及包含无焊料金属芯结构的转移膜，其中所述无焊料金属芯结构具有圆柱形状；在所述第一导电衬垫上形成第一焊料结构；在形成所述第一焊料结构之后进行第一定位，即定位所述转移膜使得所述无焊料金属芯结构的第一侧面与所述第一焊料结构接触；在所述第一定位之后进行第一加热，即将所述无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第一焊料结构熔化并形成所述无焊料金属芯结构的所述第一侧面与所述第一导电衬垫之间的电学及机械连接；在所述第一加热之后，将所述转移膜由所述无焊料金属芯结构上去除；在所述第二导电衬垫上形成第二焊料结构；在形成所述第二焊料结构之后进行第二定位，即定位包含所述无焊料金属芯结构的所述第一衬底使得所述无焊料金属芯结构的第二侧面与所述第二焊料结构接触；以及在所述第二定位之后进行第二加热，即将所述无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第二焊料结构的焊料熔化并形成所述无焊料金属芯结构的所述第二侧面与所述第二导电衬垫之间的电学及机械连接，从而导致所述第一导电衬垫与所述第二导电衬垫之间的电学及机械连接。
本发明提供一种用于形成电学结构的方法，该方法包括：提供包含第一导电衬垫的第一衬底，包含第二导电衬垫的第二衬底，包含第一腔体的第一转移衬底，以及具有球体形状的无焊料金属芯结构，其中所述无焊料金属芯结构的直径小于所述第一腔体的直径；在所述第一导电衬垫上形成第一焊料结构；将所述无焊料金属芯结构分发到所述第一转移衬底内的所述第一腔体中；在所述分发之后进行第一定位，即定位所述第一转移衬底使得所述无焊料金属芯结构的表面的第一部分与所述第一焊料结构接触；在所述第一定位之后进行第一加热，即将所述无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第一焊料结构熔化并形成所述无焊料金属芯结构的所述表面的所述第一部分与所述第一导电衬垫之间的电学及机械连接；在所述第一加热之后，将所述第一转移衬底由所述无焊料金属芯结构上去除；在所述第二导电衬垫上形成第二焊料结构；进行第二定位，即定位包含所述无焊料金属芯结构的所述第一衬底使得所述无焊料金属芯结构的所述表面的第二部分与所述第二焊料结构接触；以及在所述第二定位之后进行第二加热，即将所述无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第二焊料结构的焊料熔化并形成所述无焊料金属芯结构的所述表面的所述第二部分与所述第二导电衬垫之间的电学及机械连接，从而导致所述第一导电衬垫与所述第二导电衬垫之间的电学及机械连接。
本发明提供一种用于形成电学结构的方法，该方法包含：提供包含第一导电衬垫的第一衬底，包含第二导电衬垫的第二衬底，包含第一腔体的第一转移衬底，具有球体形状的第一无焊料金属芯结构，以及具有球体形状的第二无焊料金属芯结构，其中所述第一无焊料金属芯结构的直径小于所述第一腔体的直径，以及其中所述第二无焊料金属芯结构的直径小于所述第一腔体的直径；在所述第一导电衬垫上形成第一焊料结构；进行第一分发，即将所述第一无焊料金属芯结构分发到所述第一转移衬底内的所述第一腔体中；在所述第一分发之后进行第一定位，即定位所述第一转移衬底使得所述第一无焊料金属芯结构的表面的第一部分与所述第一焊料结构接触；在所述第一定位之后进行第一加热，即将所述第一无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第一焊料结构熔化并形成所述第一无焊料金属芯结构的所述表面的所述第一部分与所述第一导电衬垫之间的电学及机械连接；在所述第一加热之后，将所述第一转移衬底由所述无焊料金属芯结构上去除；将第一底充密封剂层施加于所述第一衬底上；在所述第一无焊料金属芯结构的所述表面的第二部分上形成第二焊料结构；进行第二分发，即将所述第二无焊料金属芯结构分发到所述第一转移衬底内的所述第一腔体中；在所述第二分发之后进行第二定位，即定位所述第一转移衬底使得所述第二无焊料金属芯结构的表面的第一部分与所述第二焊料结构接触；在所述第二定位之后进行第二加热，即将所述第二无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第二焊料结构熔化并形成所述第一无焊料金属芯结构的所述表面的所述第二部分与所述第二无焊料金属芯结构的所述表面的所述第一部分之间的电学及机械连接；在对所述第二无焊料金属芯结构的所述第一部分进行所述加热之后，将所述第一转移衬底由所述第二无焊料金属芯结构上去除；在所述第二导电衬垫上形成第三焊料结构；进行第三定位，即定位包含所述第一无焊料金属芯及所述第二无焊料金属芯结构的所述第一衬底，使得所述第二无焊料金属芯结构的所述表面的第二部分与所述第二焊料结构接触；以及在所述第三定位之后进行第三加热，即将所述第二无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第三焊料结构焊料熔化并形成所述第二无焊料金属芯结构的所述表面的所述第二部分与所述第二导电衬垫之间的电学及机械连接，从而导致所述第一导电衬垫与所述第二导电衬垫之间的电学及机械连接。
本发明提供一种用于形成电学结构的方法，该方法包括：提供包含第一导电衬垫及第二导电衬垫的第一衬底，包含第三导电衬垫及第四导电衬垫的第二衬底，包含第一腔体及第二腔体的第一转移衬底，以及具有球体形状的无焊料金属芯结构，其中所述的无焊料金属芯结构的直径小于所述第一腔体的直径；在所述第一导电衬垫上形成第一焊料结构；在所述第二导电衬垫上形成第二焊料结构；以具有与所述第一腔体对应的开口的膜覆盖所述第二腔体；将述无焊料金属芯结构分发到所述第一转移衬底内的所述第一腔体中；进行第一定位，即定位所述第一转移衬底使得所述无焊料金属芯结构的表面的第一部分与所述第一焊料结构接触并且使所述第二腔体与所述第二焊料结构对准；进行第一加热，即将所述无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第一焊料结构熔化并形成所述无焊料金属芯结构的所述表面的所述第一部分与所述第一导电衬垫之间的电学及机械连接；将所述第一转移衬底由所述无焊料金属芯结构上去除；在所述第三导电衬垫上形成第三焊料结构；在所述第四导电衬垫上形成第四焊料结构；进行第二定位，即定位包含所述无焊料金属芯结构的所述第一衬底使得所述无焊料金属芯结构的所述表面的第二部分与所述第三焊料结构接触并且所述第二焊料结构与所述第四焊料结构接触；进行第二加热，即将所述无焊料金属芯结构加热到某一温度，其中该温度足够以引起所述第三焊料结构的焊料熔化并形成所述无焊料金属芯结构的所述表面的所述第二部分与所述第三导电衬垫之间的电学及机械连接，从而导致所述第一导电衬垫与所述第三导电衬垫之间的电学及机械连接；以及进行第三加热，即将所述第二焊料结构及所述第四焊料结构加热到某一温度，其中该温度足够以引起所述第二焊料结构及所述第四焊料结构熔化并形成所述第二焊料结构与所述第四焊料结构之间的电学及机械连接，从而导致所述第二导电衬垫与所述第四导电衬垫之间的电学及机械连接，其中所述第二加热及所述第三加热同时进行。
本发明有利地提供了简单的结构以及用于形成结构间的连接的相关方法。
附图说明
图1示出了根据本发明的实施方案的第一种电学结构的横截面图。
图2描述了图1的第一种替代示出根据本发明的实施方案的第二种电学结构的横截面图。
图3描述了图2的第一种替代示出根据本发明的实施方案的第三种电学结构的横截面图。
图4描述了图1的第一种替代示出根据本发明的实施方案的第四种电学结构的横截面图。
图5示出了根据本发明的实施方案的第五种电学结构的横截面图。
图6描述了图2的第二种替代示出根据本发明的实施方案的第六种电学结构的横截面图。
图7描述了图1的第二种替代示出根据本发明的实施方案的第七种电学结构的横截面图。
图8描述了图3的第二种替代示出根据本发明的实施方案的第八种电学结构的横截面图。
图9A-9G示出了根据本发明的实施方案产生图1的电学结构的过程。
图10A-10I示出了根据本发明的实施方案产生图2、图3、及图5的电学结构的过程。
图11A-11F示出了根据本发明的实施方案产生图4的电学结构的过程。
具体实施方式
图1示出了根据本发明的实施方案的电学结构2a的横截面图。电学结构2a包括衬底1、衬底4、以及多个互连结构5a。衬底1包括多个导电衬垫(pad)10。导电衬垫10的每个衬垫都可以连接到衬底1内的导线或电学元件。衬底4包含多个导电衬垫12。导电衬垫12的每个衬垫都可以连接到衬底4内的导线或电学元件。衬底1尤其可以包括半导体器件(例如，集成电路芯片、半导体晶片等)、芯片载体(有机的或无机的)、印制电路板等。衬底4尤其可以包括半导体器件(例如，集成电路芯片、半导体晶片等)、芯片载体(有机的或无机的)、印制电路板等。每个互连结构5a包括无焊料金属(即，不含有任何焊料材料)芯结构14和焊料结构6a。焊料结构6a包含焊料。焊料在此定义为用来在没有熔化金属表面的情况下将金属表面结合起来的具有低熔点(即，大约100～大约340摄氏度)的金属合金。焊料结构6a包括完全包围无焊料金属芯结构14的焊料层。作为选择(即，替代完全包围无焊料金属芯结构14的焊料层)，焊料结构6a能够包含附着于无焊料金属芯结构的顶面14a的第一部分焊料9a以及附着于无焊料金属芯结构14的底面14b的第二部分焊料9b。每个无焊料金属芯结构14可以包含不含有焊料的任何导电性金属材料，尤其包括铜、金、镍等。每个互连结构5a将导电衬垫10电学及机械连接到导电衬垫12。无焊料金属芯结构14具有圆柱形状。焊料结构6a可以包含用于倒装芯片互连的任何焊料材料，尤其包括锡合金，例如SnCu、SnAgCu、SnPb等。
图2描述了图1的第一种替代示出根据本发明的实施方案的电学结构2b的横截面图。电学结构2b包括衬底1、衬底4、以及多个互连结构5b。与图1的电学结构2a相比，图2电学结构2b包括多个互连结构5b。每个互连结构5b都包括球形的无焊料(即，不含有任何焊料材料)金属芯结构17和焊料结构6b。每一焊料结构6b都包含完全包围关联的无焊料金属芯结构17的焊料层。另外，每个互连结构5b可以包括附加的焊料结构6d。每个焊料结构6b将关联的无焊料金属芯结构17电学及机械连接到关联的导电衬垫10。每一焊料结构6d将关联的无焊料金属芯结构17电学及机械连接到关联的导电衬垫12(即，通过焊料结构6b)。上述连接导致每个连接结构5b将导电衬垫10电学及机械地连接到关联的导电衬垫12。选择地，两种不同类型的焊料材料可以被使用于焊料结构6b和焊料结构6d。例如，焊料结构6b可以包含AuSn焊料材料而焊料结构6d可以包含以下焊料材料，尤其例如SnAg、SnCu、SnAgCu、SnBi等。对于第一级的面阵列互连，每个无焊料金属芯结构17可以具有大约25～大约150微米的直径。对于第二级的面阵列互连(例如，球栅阵列(BGA))，每个无焊料金属芯结构17可以具有大约0.2～大约1.5mm的直径。每个无焊料金属芯结构17可以包含不含有焊料的任何导电性金属材料的芯，尤其包括铜、金、镍等。另外，每个无焊料金属芯结构17可以包括包围(例如，参见下文中图3的层19)无焊料金属芯结构17的无焊料金属材料(即，不同于无焊料金属芯结构17所包含的材料)的附加层。所述附加层可以包含任何导电性金属材料，尤其包括镍、金、锡等。
图3描述了图2的第一种替代示出根据本发明的实施方案的电学结构2c的横截面图。电学结构2c包括衬底1、衬底4、以及多个互连结构5c。与图2的电学结构2b相比，图3的电学结构2c包括多个互连结构5c。每个互连结构5c包括无焊料金属芯结构17、焊料结构6c、以及焊料结构6d。每个焊料结构6c将关联的无焊料金属芯结构17电学及机械地连接到关联的导电衬垫10。每一焊料结构6d将关联的无焊料金属芯结构17电学及机械地连接到关联的导电衬垫12。上述连接导致每个互连结构5c将导电衬垫10电学及机械地连接到关联的导电衬垫12。选择地，两种不同类型的焊料材料可以被使用于焊料结构6c和焊料结构6d。例如，焊料结构6c可以包含AuSn焊料材料而焊料结构6d可以包含以下焊料材料，尤其例如SnAg、SnCu、SnAgCu、SnBi等。每个无焊料金属芯结构17可以包含不含有焊料的任何导电性金属材料的芯，尤其包括铜、金、镍等。另外，每个无焊料金属芯结构17可以包括包围无焊料金属芯结构17的无焊料金属材料(即，不同于无焊料金属芯结构17所包含的材料)的附加层19。附加层19可以包含任何导电性金属材料，尤其包括镍、金属、锡等。
图4描述了图3的第一种替代示出根据本发明的实施方案的电学结构2d的横截面图。电学结构2d包括衬底1、衬底4、以及多个互连结构5d。与图3的电学结构2c相比，图4的电学结构2d包括多个互连结构5d。每个互连结构5d包括无焊料金属芯结构17a、无焊料金属芯结构17b、焊料结构6c、焊料结构6d、焊料结构6e。另外(即，选择地)，电学结构2d包括底充密封剂(underfillencapsulant)层25a和底充密封剂层25b。每个焊料结构6e将无焊料金属芯结构17a电学及机械地连接到关联的无焊料金属芯结构17b。每个焊料结构6c将无焊料金属芯结构17a电学及机械地连接到关联的导电衬垫10。每个焊料结构6d将无焊料金属芯结构17b电学及机械地连接到关联的导电衬垫12。上述连接导致每个互连结构5d将导电衬垫10电学及机械地连接到关联的导电衬垫12。可选地，三种不同类型的焊料材料可以被用于焊料结构6c、焊料结构6d、以及焊料结构6e。例如，焊料结构6c可以包含AuSn焊料材料，焊料结构6d可以包含尤其例如SnAg、SnCu等焊料材料，以及焊料结构6e可以包含尤其例如SnAgCu、SnBi等焊料材料。每个无焊料金属芯结构17a和17b可以包含不含有焊料的任何导电性金属材料的芯，尤其包括铜、金、镍等。无焊料金属芯结构17a可以包含第一种材料(例如铜)而无焊料金属芯结构17b可以包含第二种材料(例如金)。另外，每个无焊料金属芯结构17a和17b可以包括包围无焊料金属芯结构17a和17b的金属材料(即，不同于无焊料金属芯结构17a和17b所包含的材料)的附加层19。附加层19可以包含任何导电性金属材料，尤其包括镍、金、锡等。另外，无焊料金属芯结构17a可以包括含有与无焊料金属芯结构17b上的层19不同的材料的层19。底充密封剂层25a包围无焊料金属芯结构17a并与衬底1接触。底充密封剂层25b包围无焊料金属芯结构17b并与衬底4接触。底充密封剂层25a与底充密封剂层25b接触。底充密封剂层25a可以包含第一种材料(例如，高填充二氧化硅-环氧树脂复合粘合剂)而底充密封剂层25b可以包含第二种不同的材料(例如，低填充二氧化硅-环氧树脂复合粘合剂)。底充密封剂层25a可以具有与密封剂层25b所具有的第二种热膨胀系数(例如，范围大约为15.1-40ppm/C)不同的(例如，更低的)第一种热膨胀系数(例如，范围大约为5-15ppm/C)。底充密封剂层25a可以另外包含到处散布的填充物25c。
图5示出了根据本发明的实施方案的电学结构2e的横截面图。图5中的电学结构2e是图2-3的电学结构2b和2c的组合。除了图2-3的电学结构2b和2c以外，图5中的电学结构2e还包括将某些导电衬垫10电学及机械地连接到关联的导电衬垫12的互连结构29(即，包含焊料)。因此，电学结构2e使用了互连结构5b、5c、及29的组合将导电衬垫10电学及机械地连接到关联的导电衬垫12。注意，互连结构5b、5c、及29的任何组合与任何构型都可以使用来将导电衬垫10电学及机械地连接到关联的导电衬垫12。例如，电学结构2e可以只包括互连结构5c和29以将导电衬垫10电学及机械地连接到关联的导电衬垫12。可以存在任意数量或任意比的互连结构5b、5c、及29以任意模式布置(例如，互连结构5b和29：可以被布置使得它们处于交替的位置上，可以被布置于随机的位置上，可以被布置使得每三个互连结构29就有一个互连结构5b，可以被布置使得互连结构5b只提供电源及接地的连接而互连结构29仅被布置用于信号互连，等等)。另外，电学结构2e可以包括在衬底1和衬底4之间的底充密封剂层31。
图6描述了图2的第二种替代示出根据本发明的实施方案的电学结构2f的横截面图。与图2的电学结构2b相比，图6的电学结构2f包括在衬底1和衬底4之间的底充密封剂层32a。在衬底1是半导体器件或硅晶片的情况下，底充密封剂层32a可以交替地包含在芯片结合之前施加的或在互连结构5b上方的硅晶片上施加的底充层。这样的底充层被定义为晶片级底充。
图7描述了图1的第二种替代示出根据本发明的实施方案的电学结构2g的横截面图。与图1的电学结构2a相比，图7的电学结构2g包括在衬底1和衬底4之间的底充密封剂层32b。在衬底1是半导体器件或硅晶片的情况下，底充密封剂层32b可以交替地包含在芯片结合之前施加的或在互连结构5a上方的硅晶片上施加的底充层。这样的底充层被定义为晶片级底充。
图8描述了图3的第二种替代示出根据本发明的实施方案的电学结构2h的横截面图。与图3的电学结构2c相比，图8的电学结构2h包括在衬底1和衬底4之间的底充密封剂层32c。在衬底1是半导体器件或硅晶片的情况下，底充密封剂层32c可以交替地包含在芯片结合之前施加的或在互连结构5c之上的硅晶片上施加的底充层。这样的底充层被定义为晶片级底充。
图9A-9G示出了根据本发明的实施方案产生图1的电学结构2a的过程。
图9A示出了根据本发明的实施方案形成于绝缘层35之上的无焊料金属层37的横截面图。无焊料金属层37可以包含任何无焊料金属材料，尤其例如铜、金、镍等。绝缘层35可以包含任何绝缘材料，尤其例如聚合物膜(例如聚酰亚胺)等。
图9B示出了根据本发明的实施方案图9A的结构在为了形成结构35a而形成无焊料金属互连结构14之后的横截面图。无焊料金属互连结构14可以通过减蚀刻无焊料金属层37(即，图1的)的多个部分以便形成无焊料金属互连结构14的方式来形成。无焊料金属互连结构14可以具有多种宽度、高度、以及高-宽纵横比。减蚀刻(subtractive etching)过程包括：
1.施加及图形化保护性光刻胶层。
2.使用化学溶液来蚀刻或溶解铜的未保护区域。
3.剥去保护性光刻胶层。
每个无焊料金属互连结构14可以具有约10～约100微米的宽度以及具有约1∶1～约5∶1的高-宽纵横比。
图9C示出根据本发明的实施方案图1的衬底1在已经形成第一部分焊料9a(即，焊料结构)从而形成结构35b之后的横截面图。例如，衬底1可以包括制备有导电互连衬垫(例如，参见图1的衬垫10)的硅器件晶片。焊料被施加在衬垫上以便形成第一部分焊料9a。可以使用任何方法来将焊料施加到导电互连衬垫上，尤其包括将焊料用作注射成型的焊料。
图9D示出了根据本发明的实施方案与图9C的结构35b对准的图1的图9B的结构35a横截面图。使无焊料金属互连结构14与关联的第一部分焊料9a对准。对准过程可以包括使用市场上可买到的，利用基准在衬底1和绝缘层35上的光传感的焊接工具。
图9E示出了根据本发明的实施方案在图9D所描述的对准过程之后形成的结构35c的横截面图。在图9E中，转移过程已经通过将图9D所对准的组件加热到用来形成第一部分焊料9a的焊料的熔点(即，在助熔剂或助熔气氛的协助下)之上的温度的方式进行。选择地，转移过程可以由通过绝缘层35的背面21所施加的激光释放过程来辅助。激光所产生的光能由无焊料金属互连结构14的接触面23处的绝缘层35所吸收，引起粘附力(即，在接触面23处的)被降低从而将无焊料金属互连结构14由绝缘层35释放。作为选择，粘合剂(即，在接触面23处的)可以在上文所描述的焊料熔化过程中被降解并将无焊料金属互连结构14由绝缘层35释放。
图9F示出了根据本发明的实施方案使图9E的结构35c与结构35d对准的过程的横截面图。结构35d包括含有所形成的焊料结构9b(即由与图9C所进行的过程相似的过程所形成的)的衬底4。
图9G示出了根据本发明的实施方案所完成的与图1的电学结构2a相似的电学结构35e。通过无焊料金属互连结构14、焊料结构9a、以及焊料结构9b的衬底1到衬底4的组件被这样实现，即在助熔剂或助熔气氛的帮助下将无焊料金属互连结构14的温度提高到焊料结构9b的熔化温度之上。选择地，无焊料金属互连结构14、焊料结构9a、以及焊料结构9b可以在衬底1结合于衬底4之后通过毛细管底充而用聚合材料来封装。作为选择，底充密封剂可以在衬底1结合到衬底4之前在晶片级上施加或在切单的器件上施加。
图10A-10I示出了根据本发明的实施方案产生图2的电学结构2b、图3的电学结构2c、以及图5的电学结构2e的过程。注意，尽管图10A-10I示出了将焊料作为注射成型的焊料进行施加的工艺，但是任何焊料施加工艺都可以使用。
图10A示出了根据本发明的实施方案包括布置于衬底1(即，来自图2和3)之上的填充的玻璃或硅模具40的结构39a的横截面图。玻璃或硅模具40用焊料填充，其中该焊料在由玻璃模具中释放时将变成图2的焊料结构6b、图3的焊料结构6c、以及图5的焊料结构6b。焊料可以包括适合于倒装芯片互连的任何焊料，尤其包括锡合金，尤其例如AuSn、SnCu、SnAgCu等。焊料可以具有高熔点使得焊料结构6b、6c在随后的步骤中不会熔化。
图10B示出了根据本发明的实施方案由图10A的结构39a所形成的结构39b的横截面图。在中图10B，焊料已经由玻璃或硅模具40中释放以形成与衬底1上的导电衬垫10附接的焊料结构6c。
图10C示出了根据本发明的实施方案包括多个无焊料金属芯结构17的转移衬底43的横截面图。无焊料金属芯结构17被定位于转移衬底43内的腔体43a中。每个腔体43a具有与无焊料金属芯结构17近似的尺寸，腔体的位置对应于导电衬垫10上的关联的焊料结构6c的位置。转移衬底43可以尤其包括玻璃、硅，或者使用于注射成型的焊料模具的任何材料等。无焊料金属芯结构17可以被分发到腔体43a内，作为溶剂中的浆体，溶剂例如水酒精(例如，异丙醇)等。溶剂可以包括适量的熔接剂(flux)以参与焊料结构6c对无焊料金属芯结构17的润湿。在无焊料金属芯结构17被涂有金的情况下，熔接剂并非必需的。选择地，溶剂可以另外包括少量的热可降解的聚合粘合剂以帮助将无焊料金属芯结构17保留于腔体43a中。腔体43a被制作成在无焊料金属新机构17的分发过程中只引起一个无焊料金属芯结构17落入其中的尺寸。
图10D示出了根据本发明的实施方案包括被选择的多个无焊料金属芯结构17的图10C的转移衬底43的横截面图。作为该过程的选择特征，转移衬底43可以覆盖以具有与某些预定部分的腔体43a相匹配的通孔的聚合膜(没有示出)。由聚合膜所覆盖的预定部分的腔体43a将不会接收无焊料金属芯结构17。预定部分的腔体43a允许封装设计工程师选择性地布置无焊料金属芯结构17。另外，焊料互连29可以有选择地布置于某些腔体43a中(即，作为选择无焊料金属芯结构17的替代)以布置于衬底1上。在该选项中，转移衬底43可以覆盖以具有与剩余腔体43a相匹配的通孔的第二聚合膜(没有示出)。由聚合膜所覆盖的腔体43a将不会接收焊料互连29。
图10E示出了根据本发明的实施方案定位于含有无焊料金属芯结构17的转移衬底43之上的图10B的衬底1的横截面图。图10B的衬底1被定位于含有无焊料金属芯结构17的转移膜衬底43之上以便将无焊料金属芯结构17转移到衬底1上。
图10F示出了根据本发明的实施方案衬底1在无焊料金属芯结构17已经由转移衬底43上释放并连接到焊料结构6b之后的横截面图。在图10F中，焊料结构6b完全包围无焊料金属芯结构17。
图10G描述了图10F的一种替代示出根据本发明的实施方案的包含衬底1在无焊料金属芯结构17已经由转移衬底43释放并且被连接到焊料结构6c之后的结构39c的横截面图。在图10G中，焊料结构6c部分包围无焊料金属芯结构17。
图10H示出了根据本发明的实施方案位于衬底4之上的衬底1的横截面图。衬底1被连接到衬底4以便形成图2的电学结构2b。
图10I示出了根据本发明的实施方案位于衬底4之上的衬底1的替代横截面图。在使用图10D的选项的情况下(即，包含焊料互连结构29)，定位(没有示出)类似于图10I所示的那样进行。衬底1被连接到衬底4以便形成图3的电学结构2c。
图11A-11F示出了根据本发明的实施方案产生图4的电学结构2d的过程。
图11A示出了根据本发明的实施方案含有底充层25a的图10G的结构39c。图11A中的结构39c已经通过参照图10A-10E所描述的过程步骤形成。底充层25a可以包括填充物25c以产生低热膨胀系数(CTE)。底充层25a可以具有与衬底1的热膨胀系数相似的热膨胀系数(CTE)。
图11B示出了根据本发明的实施方案包括定位于无焊料金属芯结构17a之上的玻璃或硅模具40b的结构39c。玻璃或硅模具40b由焊料填充，其中该焊料由模具40b中释放时将变成图4的焊料结构6e。焊料可以包括适合于倒装芯片互连的任何焊料，尤其包括锡合金，尤其例如AuSn、SnCu、SnAgCu等。焊料可以具有高熔点使得焊料结构6e在随后的步骤中不会熔化。
图11C示出了根据本发明的实施方案包括与无焊料金属芯结构17a附接的焊料结构6e的结构39c的横截面图。在图11C中，焊料已经由玻璃或硅模具40b中释放以形成与无焊料金属芯结构17a附接的焊料结构6e。
图11D示出了根据本发明的实施方案定位于含有无焊料金属芯结构17b的转移衬底43之上的图11C的结构39c的横截面图。图11C的结构39c被定位于包含无焊料金属芯结构17b的转移衬底43之上以便将无焊料金属芯结构17b转移并连接到无焊料金属芯结构17a上。
图11E示出了根据本发明的实施方案在无焊料金属芯结构17b已经被连接到无焊料金属芯结构17a之后的图11D的结构39c的横截面图。
图11F示出了根据本发明的实施方案包括施加于底充层25a之上的底充层25b的图11E的结构39c的横截面图。在底充层25b施加到底充层25a上后，衬底1被连接到衬底4以便形成图4的电学结构2d。
虽然本发明的实施方案在此已经通过实例进行了描述，但是许多修改和变化对于本领域技术人员是显而易见的。因此，所附上的权利要求意指包括所有属于本发明的限定范围内的修改和变化。

Claims (10)

1.一种电学结构，包括：
包含第一导电衬垫的第一衬底；
包含第二导电衬垫的第二衬底；以及
将所述第一导电衬垫电学及机械地连接到所述第二导电衬垫的互连结构，其中所述互连结构包含无焊料金属芯结构、与所述无焊料金属芯结构的第一部分直接机械接触的第一焊料结构、以及与所述无焊料金属芯结构的第二部分直接机械接触的第二焊料结构，其中所述第一焊料结构将所述无焊料金属芯结构的所述第一部分电学及机械地连接到所述第一导电衬垫，以及其中所述第二焊料结构将所述无焊料金属芯结构的所述第二部分电学及机械地连接到所述第二导电衬垫；
其中所述互连结构包括第三焊料结构，其中所述无焊料金属芯结构包括第一无焊料金属芯和第二无焊料金属芯，其中所述第三焊料结构使所述第一无焊料金属芯电学及机械地附接到所述第二无焊料金属芯，其中所述无焊料金属芯结构的所述第一部分位于所述第一无焊料金属芯上，以及其中所述无焊料金属芯结构的所述第二部分位于所述第二无焊料金属芯上，以及
其中所述第一焊料结构包含第一焊料材料，其中所述第二焊料结构包含第二焊料材料，并且其中所述第一焊料材料不同于所述第二焊料材料。
2.根据权利要求1的电学结构，其中所述无焊料金属芯结构具有圆柱形状。
3.根据权利要求1的电学结构，其中所述无焊料金属芯结构具有球体形状。
4.根据权利要求1的电学结构，其中所述无焊料金属芯结构包含选自铜、镍和金的金属材料。
5.根据权利要求1的电学结构，其中所述无焊料金属芯结构包括第一金属结构和覆盖所述第一金属结构的整个外表面并与之直接机械接触的第二金属结构，其中所述整个外表面完全包围所述第一金属结构，以及其中所述第一金属结构包含第一金属材料，并且其中所述第二金属结构包含不同于第一金属材料的第二金属材料。
6.根据权利要求1的电学结构，其中所述第三焊料结构包含第三焊料材料，并且其中所述第三焊料材料不同于所述第一焊料材料和所述第二焊料材料。
7.根据权利要求1的电学结构，还包括：
包围所述第一无焊料金属芯并与所述第一衬底接触的第一层底充密封剂；以及
包围所述第二无焊料金属芯并与所述第二衬底接触的第二层底充密封剂，其中所述第一层具有第一热膨胀系数，其中所述第二层具有第二热膨胀系数，并且其中所述第一热膨胀系数不同于所述第二热膨胀系数。
8.根据权利要求7的电学结构，其中所述第一衬底是半导体器件，其中所述第二衬底是芯片载体，并且其中所述第一热膨胀系数小于所述第二热膨胀系数。
9.根据权利要求1的电学结构，还包括：
包含焊料的焊料互连结构，其中所述第一衬底包括第三导电衬垫，其中所述第二衬底包括第四导电衬垫，以及其中所述焊料互连结构将所述第三导电衬垫电学及机械地连接到所述第四导电衬垫。
10.根据权利要求1的电学结构，还包括：
包围所述第一无焊料金属芯并且填充所述第一衬底与所述第二衬底之间的空间的第一层晶片级底充密封剂。
CN200880011580.7A 2007-04-11 2008-03-26 电学互连结构及其形成方法 Expired - Fee Related CN101652847B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/733,840 US7786001B2 (en) 2007-04-11 2007-04-11 Electrical interconnect structure and method
US11/733,840 2007-04-11
PCT/EP2008/053527 WO2008125440A1 (en) 2007-04-11 2008-03-26 Electrical interconnect structure and method of forming the same

Publications (2)

Publication Number Publication Date
CN101652847A CN101652847A (zh) 2010-02-17
CN101652847B true CN101652847B (zh) 2011-11-02

Family

ID=39554841

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200880011580.7A Expired - Fee Related CN101652847B (zh) 2007-04-11 2008-03-26 电学互连结构及其形成方法

Country Status (8)

Country Link
US (4) US7786001B2 (zh)
EP (1) EP2156465B1 (zh)
JP (1) JP5186550B2 (zh)
KR (1) KR20090103886A (zh)
CN (1) CN101652847B (zh)
AT (1) ATE528796T1 (zh)
TW (1) TWI459505B (zh)
WO (1) WO2008125440A1 (zh)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4239310B2 (ja) * 1998-09-01 2009-03-18 ソニー株式会社 半導体装置の製造方法
WO2008093757A1 (ja) * 2007-01-31 2008-08-07 Kyocera Corporation プリプレグシートの製造方法および製造装置ならびにプリプレグシート
US7786001B2 (en) * 2007-04-11 2010-08-31 International Business Machines Corporation Electrical interconnect structure and method
US7868457B2 (en) * 2007-09-14 2011-01-11 International Business Machines Corporation Thermo-compression bonded electrical interconnect structure and method
US8043893B2 (en) 2007-09-14 2011-10-25 International Business Machines Corporation Thermo-compression bonded electrical interconnect structure and method
JP5045688B2 (ja) * 2009-01-29 2012-10-10 日立金属株式会社 半導体装置
JP5214554B2 (ja) * 2009-07-30 2013-06-19 ラピスセミコンダクタ株式会社 半導体チップ内蔵パッケージ及びその製造方法、並びに、パッケージ・オン・パッケージ型半導体装置及びその製造方法
US8728873B2 (en) * 2010-09-10 2014-05-20 Infineon Technologies Ag Methods for filling a contact hole in a chip package arrangement and chip package arrangements
US8969176B2 (en) * 2010-12-03 2015-03-03 Raytheon Company Laminated transferable interconnect for microelectronic package
US8936967B2 (en) * 2011-03-23 2015-01-20 Intel Corporation Solder in cavity interconnection structures
JP2013074169A (ja) * 2011-09-28 2013-04-22 Kyocera Corp 薄膜配線基板
US9978656B2 (en) * 2011-11-22 2018-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming fine-pitch copper bump structures
US9128289B2 (en) 2012-12-28 2015-09-08 Pixtronix, Inc. Display apparatus incorporating high-aspect ratio electrical interconnects
US8497579B1 (en) * 2012-02-16 2013-07-30 Chipbond Technology Corporation Semiconductor packaging method and structure thereof
US8809123B2 (en) * 2012-06-05 2014-08-19 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit structures and hybrid bonding methods for semiconductor wafers
US9082754B2 (en) 2012-08-03 2015-07-14 International Business Machines Corporation Metal cored solder decal structure and process
US20140071142A1 (en) * 2012-09-13 2014-03-13 Pixtronix, Inc. Display apparatus incorporating vertically oriented electrical interconnects
TWI468086B (zh) * 2012-11-07 2015-01-01 Universal Scient Ind Shanghai 電子裝置、系統級封裝模組及系統級封裝模組的製造方法
US10020275B2 (en) * 2013-12-26 2018-07-10 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductive packaging device and manufacturing method thereof
JP6303535B2 (ja) * 2014-01-27 2018-04-04 富士通株式会社 電子部品の製造方法及び電子装置の製造方法
US10170444B2 (en) * 2015-06-30 2019-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Packages for semiconductor devices, packaged semiconductor devices, and methods of packaging semiconductor devices
US9953908B2 (en) * 2015-10-30 2018-04-24 International Business Machines Corporation Method for forming solder bumps using sacrificial layer
US9793232B1 (en) * 2016-01-05 2017-10-17 International Business Machines Corporation All intermetallic compound with stand off feature and method to make
KR102420126B1 (ko) 2016-02-01 2022-07-12 삼성전자주식회사 반도체 소자
US10177099B2 (en) * 2016-04-07 2019-01-08 Advanced Semiconductor Engineering, Inc. Semiconductor package structure, package on package structure and packaging method
US10297575B2 (en) 2016-05-06 2019-05-21 Amkor Technology, Inc. Semiconductor device utilizing an adhesive to attach an upper package to a lower die
CN109121319A (zh) * 2018-08-21 2019-01-01 北京无线电测量研究所 微波子阵三维堆叠的焊球塌陷控制方法、设备和存储介质
JP7251951B2 (ja) * 2018-11-13 2023-04-04 新光電気工業株式会社 半導体装置及び半導体装置の製造方法
CN112885802A (zh) * 2019-11-29 2021-06-01 长鑫存储技术有限公司 半导体结构及其制造方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997035343A1 (en) * 1996-03-18 1997-09-25 Olin Corporation Improved solder joint reliability
US5736074A (en) * 1995-06-30 1998-04-07 Micro Fab Technologies, Inc. Manufacture of coated spheres
US6025258A (en) * 1994-01-20 2000-02-15 Fujitsu Limited Method for fabricating solder bumps by forming solder balls with a solder ball forming member
US6335571B1 (en) * 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US6344690B1 (en) * 1997-09-08 2002-02-05 Fujitsu Limited Semiconductor device with gold bumps, and method and apparatus of producing the same
US6426564B1 (en) * 1999-02-24 2002-07-30 Micron Technology, Inc. Recessed tape and method for forming a BGA assembly
US20020106832A1 (en) * 1996-11-26 2002-08-08 Gregory B. Hotchkiss Method and apparatus for attaching solder members to a substrate
CN1729731A (zh) * 2002-02-04 2006-02-01 英特尔公司 具有用于将封装件衬底接合到印刷电路板的复合电子触点的电子组件

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5244143A (en) 1992-04-16 1993-09-14 International Business Machines Corporation Apparatus and method for injection molding solder and applications thereof
JP2581456B2 (ja) * 1994-06-27 1997-02-12 日本電気株式会社 部品の接続構造及びその製造方法
US5872051A (en) * 1995-08-02 1999-02-16 International Business Machines Corporation Process for transferring material to semiconductor chip conductive pads using a transfer substrate
US5775569A (en) 1996-10-31 1998-07-07 Ibm Corporation Method for building interconnect structures by injection molded solder and structures built
EP1025587A4 (en) * 1997-07-21 2000-10-04 Aguila Technologies Inc SEMICONDUCTOR FLIPCHIP PACK AND PRODUCTION METHOD THEREFOR
US5956606A (en) 1997-10-31 1999-09-21 Motorola, Inc. Method for bumping and packaging semiconductor die
US6105852A (en) 1998-02-05 2000-08-22 International Business Machines Corporation Etched glass solder bump transfer for flip chip integrated circuit devices
JP3230487B2 (ja) * 1998-04-20 2001-11-19 住友金属工業株式会社 三次元パッケージおよびその製造方法
US6158644A (en) * 1998-04-30 2000-12-12 International Business Machines Corporation Method for enhancing fatigue life of ball grid arrays
US6458622B1 (en) 1999-07-06 2002-10-01 Motorola, Inc. Stress compensation composition and semiconductor component formed using the stress compensation composition
US6664621B2 (en) * 2000-05-08 2003-12-16 Tessera, Inc. Semiconductor chip package with interconnect structure
TWI248384B (en) * 2000-06-12 2006-02-01 Hitachi Ltd Electronic device
US7242099B2 (en) * 2001-03-05 2007-07-10 Megica Corporation Chip package with multiple chips connected by bumps
JP2003258029A (ja) * 2002-02-27 2003-09-12 Matsushita Electric Ind Co Ltd 電子部品実装方法および電子部品実装構造
US7087458B2 (en) 2002-10-30 2006-08-08 Advanpack Solutions Pte. Ltd. Method for fabricating a flip chip package with pillar bump and no flow underfill
US6919420B2 (en) 2002-12-05 2005-07-19 International Business Machines Corporation Acid-cleavable acetal and ketal based epoxy oligomers
JP2004356138A (ja) * 2003-05-27 2004-12-16 Sharp Corp 配線基板の積層構造
TWM244577U (en) * 2003-08-14 2004-09-21 Via Tech Inc Bump transfer fixture
US7786001B2 (en) 2007-04-11 2010-08-31 International Business Machines Corporation Electrical interconnect structure and method
US7868457B2 (en) * 2007-09-14 2011-01-11 International Business Machines Corporation Thermo-compression bonded electrical interconnect structure and method

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6025258A (en) * 1994-01-20 2000-02-15 Fujitsu Limited Method for fabricating solder bumps by forming solder balls with a solder ball forming member
US5736074A (en) * 1995-06-30 1998-04-07 Micro Fab Technologies, Inc. Manufacture of coated spheres
WO1997035343A1 (en) * 1996-03-18 1997-09-25 Olin Corporation Improved solder joint reliability
US20020106832A1 (en) * 1996-11-26 2002-08-08 Gregory B. Hotchkiss Method and apparatus for attaching solder members to a substrate
US6335571B1 (en) * 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US6344690B1 (en) * 1997-09-08 2002-02-05 Fujitsu Limited Semiconductor device with gold bumps, and method and apparatus of producing the same
US6426564B1 (en) * 1999-02-24 2002-07-30 Micron Technology, Inc. Recessed tape and method for forming a BGA assembly
CN1729731A (zh) * 2002-02-04 2006-02-01 英特尔公司 具有用于将封装件衬底接合到印刷电路板的复合电子触点的电子组件

Also Published As

Publication number Publication date
JP2010525558A (ja) 2010-07-22
US8242010B2 (en) 2012-08-14
US20100230475A1 (en) 2010-09-16
KR20090103886A (ko) 2009-10-01
US8541299B2 (en) 2013-09-24
US20080251281A1 (en) 2008-10-16
US20100230474A1 (en) 2010-09-16
US8476773B2 (en) 2013-07-02
TWI459505B (zh) 2014-11-01
US7786001B2 (en) 2010-08-31
WO2008125440A1 (en) 2008-10-23
EP2156465A1 (en) 2010-02-24
TW200849470A (en) 2008-12-16
EP2156465B1 (en) 2011-10-12
ATE528796T1 (de) 2011-10-15
CN101652847A (zh) 2010-02-17
JP5186550B2 (ja) 2013-04-17
US20100230143A1 (en) 2010-09-16

Similar Documents

Publication Publication Date Title
CN101652847B (zh) 电学互连结构及其形成方法
CN101582396B (zh) 半导体器件及半导体器件的制造
US6812549B2 (en) Wiring board and fabricating method thereof, semiconductor device and fabricating method thereof, circuit board and electronic instrument
US8541291B2 (en) Thermo-compression bonded electrical interconnect structure and method
US8164192B2 (en) Thermo-compression bonded electrical interconnect structure
US6963033B2 (en) Ball grid array attaching means having improved reliability and method of manufacturing same
WO2015175557A1 (en) Conductive connections recessed in through-holes of a dielectric and corresponding manufacturing methods
JP3447051B2 (ja) 効率のよい熱伝達のための内部構造を備えたチップ・パッケージ
JP3527229B2 (ja) 半導体装置、半導体装置の実装方法、及び半導体装置のリペア方法
US6413849B1 (en) Integrated circuit package with surface mounted pins on an organic substrate and method of fabrication therefor
KR101441151B1 (ko) 광전자 소자 장치의 제조 방법 및 광전자 소자 장치
CN101802988B (zh) 具有接脚稳定层的芯片封装件
JPH10256259A (ja) マルチチップモジュールの製造方法
JP2022186234A (ja) 半導体装置およびその製造方法
JPH11102993A (ja) Ｂｇａ半導体パッケージの製造方法
KR20100120869A (ko) 칩 적층형 패키지 및 그 제조방법
JP2001332657A (ja) 半導体パッケージ

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20170315

Address after: American California

Patentee after: Ultratech Corporation

Address before: American New York

Patentee before: International Business Machines Corp.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111102

Termination date: 20180326