CN101471349B - 半导体装置以及半导体装置的制造方法 - Google Patents
半导体装置以及半导体装置的制造方法 Download PDFInfo
- Publication number
- CN101471349B CN101471349B CN2008101897273A CN200810189727A CN101471349B CN 101471349 B CN101471349 B CN 101471349B CN 2008101897273 A CN2008101897273 A CN 2008101897273A CN 200810189727 A CN200810189727 A CN 200810189727A CN 101471349 B CN101471349 B CN 101471349B
- Authority
- CN
- China
- Prior art keywords
- single crystal
- substrate
- layer
- crystal semiconductor
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
- H10D86/0214—Manufacture or treatment of multiple TFTs using temporary substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
- H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
- H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Thin Film Transistor (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Recrystallisation Techniques (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007-339385 | 2007-12-28 | ||
| JP2007339385 | 2007-12-28 | ||
| JP2007339385 | 2007-12-28 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101471349A CN101471349A (zh) | 2009-07-01 |
| CN101471349B true CN101471349B (zh) | 2012-11-14 |
Family
ID=40797190
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101897273A Expired - Fee Related CN101471349B (zh) | 2007-12-28 | 2008-12-26 | 半导体装置以及半导体装置的制造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7897483B2 (enExample) |
| JP (1) | JP5437626B2 (enExample) |
| CN (1) | CN101471349B (enExample) |
| TW (1) | TWI480984B (enExample) |
Families Citing this family (39)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2075840B1 (en) * | 2007-12-28 | 2014-08-27 | Semiconductor Energy Laboratory Co., Ltd. | Method for dicing a wafer with semiconductor elements formed thereon and corresponding device |
| JP5317712B2 (ja) * | 2008-01-22 | 2013-10-16 | 株式会社半導体エネルギー研究所 | 半導体装置及び半導体装置の作製方法 |
| JP5376961B2 (ja) * | 2008-02-01 | 2013-12-25 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| JP5496608B2 (ja) * | 2008-11-12 | 2014-05-21 | 信越化学工業株式会社 | Soi基板の作製方法 |
| US20100207227A1 (en) * | 2009-02-16 | 2010-08-19 | Georg Meyer-Berg | Electronic Device and Method of Manufacturing Same |
| US8384114B2 (en) | 2009-06-27 | 2013-02-26 | Cooledge Lighting Inc. | High efficiency LEDs and LED lamps |
| US8222078B2 (en) * | 2009-07-22 | 2012-07-17 | Alpha And Omega Semiconductor Incorporated | Chip scale surface mounted semiconductor device package and process of manufacture |
| JP5663231B2 (ja) * | 2009-08-07 | 2015-02-04 | 株式会社半導体エネルギー研究所 | 発光装置 |
| KR102009813B1 (ko) | 2009-09-16 | 2019-08-12 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 발광 장치 및 이의 제조 방법 |
| US9480133B2 (en) | 2010-01-04 | 2016-10-25 | Cooledge Lighting Inc. | Light-emitting element repair in array-based lighting devices |
| US8653539B2 (en) | 2010-01-04 | 2014-02-18 | Cooledge Lighting, Inc. | Failure mitigation in arrays of light-emitting devices |
| US8088685B2 (en) * | 2010-02-09 | 2012-01-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integration of bottom-up metal film deposition |
| KR101372084B1 (ko) | 2010-06-29 | 2014-03-07 | 쿨레지 라이팅 인크. | 항복형 기판을 갖는 전자 장치 |
| RU2460170C1 (ru) * | 2011-05-06 | 2012-08-27 | Сергей Фёдорович Соболев | Способ изготовления электронного блока |
| JP5883250B2 (ja) * | 2011-07-29 | 2016-03-09 | リンテック株式会社 | 転写装置および転写方法 |
| TWI474437B (zh) * | 2011-09-08 | 2015-02-21 | Innolux Corp | 薄膜電晶體基板及其製造方法以及平面顯示裝置 |
| KR101420265B1 (ko) * | 2011-10-21 | 2014-07-21 | 주식회사루미지엔테크 | 기판 제조 방법 |
| KR101976212B1 (ko) | 2011-10-24 | 2019-05-07 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 반도체 장치의 제작 방법 |
| JP5953033B2 (ja) * | 2011-11-21 | 2016-07-13 | リンテック株式会社 | シート貼付装置および貼付方法 |
| FR2984597B1 (fr) * | 2011-12-20 | 2016-07-29 | Commissariat Energie Atomique | Fabrication d’une structure souple par transfert de couches |
| US9324449B2 (en) | 2012-03-28 | 2016-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Driver circuit, signal processing unit having the driver circuit, method for manufacturing the signal processing unit, and display device |
| US9231178B2 (en) | 2012-06-07 | 2016-01-05 | Cooledge Lighting, Inc. | Wafer-level flip chip device packages and related methods |
| JP6131605B2 (ja) | 2013-01-21 | 2017-05-24 | 住友電気工業株式会社 | 炭化珪素半導体装置の製造方法 |
| JP6152729B2 (ja) * | 2013-03-26 | 2017-06-28 | ソニー株式会社 | 撮像装置および撮像表示システム |
| WO2014163188A1 (ja) * | 2013-04-04 | 2014-10-09 | 富士電機株式会社 | 半導体デバイスの製造方法 |
| CN103354210B (zh) * | 2013-06-27 | 2016-08-10 | 清华大学 | 一种键合方法及采用该键合方法形成的键合结构 |
| JP5549769B1 (ja) * | 2013-08-26 | 2014-07-16 | Tdk株式会社 | モジュール部品の製造方法 |
| CN106158917A (zh) * | 2014-01-29 | 2016-11-23 | 青岛海信电器股份有限公司 | 发光显示背板、有机发光显示器及其制作方法 |
| CA3041777A1 (en) | 2016-10-31 | 2018-05-03 | Mekonos Limited | An array of needle manipulators for biological cell injection |
| JP7118618B2 (ja) * | 2017-10-17 | 2022-08-16 | 株式会社ジャパンディスプレイ | 表示装置 |
| FR3075773B1 (fr) * | 2017-12-22 | 2020-01-24 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procede de realisation de dispositifs semi-conducteurs et de chemins de decoupe |
| AU2020290475B2 (en) * | 2019-06-13 | 2023-08-24 | Mekonos Inc. | Micro-electro-mechanical-system structures and applications thereof |
| JP6909949B1 (ja) * | 2019-10-21 | 2021-07-28 | ヌヴォトンテクノロジージャパン株式会社 | 半導体装置 |
| WO2021189491A1 (zh) * | 2020-03-27 | 2021-09-30 | 京东方科技集团股份有限公司 | 显示模组及显示装置 |
| CN113826449B (zh) * | 2020-03-27 | 2024-09-10 | 京东方科技集团股份有限公司 | 显示模组及显示装置 |
| CN111675190A (zh) * | 2020-06-18 | 2020-09-18 | 苏州恒之清生物科技有限公司 | 一种微型实心硅针的制备方法 |
| CN113766769B (zh) * | 2021-11-09 | 2022-02-01 | 四川英创力电子科技股份有限公司 | 一种多层梯形盲槽印制板的制作方法 |
| US11729915B1 (en) * | 2022-03-22 | 2023-08-15 | Tactotek Oy | Method for manufacturing a number of electrical nodes, electrical node module, electrical node, and multilayer structure |
| CN114795222B (zh) * | 2022-05-05 | 2025-08-29 | 苏州博志金钻科技有限责任公司 | 一种具有绝缘薄膜的微针阵列电极及其制备方法 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1391287A (zh) * | 2001-06-08 | 2003-01-15 | 三洋电机株式会社 | 集成电路芯片及使用该芯片的显示装置 |
| CN1574236A (zh) * | 2003-06-10 | 2005-02-02 | 三洋电机株式会社 | 半导体装置的制造方法 |
| CN1825590A (zh) * | 2005-02-21 | 2006-08-30 | 卡西欧计算机株式会社 | 半导体器件及其制造方法 |
| CN1835196A (zh) * | 2005-03-16 | 2006-09-20 | 雅马哈株式会社 | 半导体器件制造方法以及半导体器件 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5261156A (en) | 1991-02-28 | 1993-11-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of electrically connecting an integrated circuit to an electric device |
| JP2564728B2 (ja) | 1991-02-28 | 1996-12-18 | 株式会社半導体エネルギー研究所 | 半導体集積回路チップの実装方法 |
| JPH0677510A (ja) | 1992-08-24 | 1994-03-18 | Canon Inc | 光起電力素子 |
| US5757456A (en) | 1995-03-10 | 1998-05-26 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method of fabricating involving peeling circuits from one substrate and mounting on other |
| JP3406727B2 (ja) * | 1995-03-10 | 2003-05-12 | 株式会社半導体エネルギー研究所 | 表示装置 |
| JP3638656B2 (ja) | 1995-03-18 | 2005-04-13 | 株式会社半導体エネルギー研究所 | 表示装置及びその作製方法 |
| US5834327A (en) | 1995-03-18 | 1998-11-10 | Semiconductor Energy Laboratory Co., Ltd. | Method for producing display device |
| JPH11160734A (ja) | 1997-11-28 | 1999-06-18 | Semiconductor Energy Lab Co Ltd | 液晶電気光学装置 |
| JP4379943B2 (ja) * | 1999-04-07 | 2009-12-09 | 株式会社デンソー | 半導体基板の製造方法および半導体基板製造装置 |
| JP2001064029A (ja) | 1999-08-27 | 2001-03-13 | Toyo Commun Equip Co Ltd | 多層ガラス基板及び、その切断方法 |
| US6882012B2 (en) | 2000-02-28 | 2005-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method of manufacturing the same |
| JP2002329576A (ja) | 2001-04-27 | 2002-11-15 | Semiconductor Energy Lab Co Ltd | 発光装置およびその作製方法 |
| JP2003255386A (ja) | 2002-03-01 | 2003-09-10 | Matsushita Electric Ind Co Ltd | 液晶表示装置 |
| TWI227550B (en) * | 2002-10-30 | 2005-02-01 | Sanyo Electric Co | Semiconductor device manufacturing method |
| JP2004265889A (ja) | 2003-01-16 | 2004-09-24 | Tdk Corp | 光電変換素子、光電変換装置、及び鉄シリサイド膜 |
| JP4610982B2 (ja) * | 2003-11-11 | 2011-01-12 | シャープ株式会社 | 半導体装置の製造方法 |
| US8704803B2 (en) | 2004-08-27 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic appliance using the display device |
| KR100634528B1 (ko) * | 2004-12-03 | 2006-10-16 | 삼성전자주식회사 | 단결정 실리콘 필름의 제조방법 |
| JP4042749B2 (ja) * | 2005-02-21 | 2008-02-06 | カシオ計算機株式会社 | 半導体装置の製造方法 |
| US8153511B2 (en) | 2005-05-30 | 2012-04-10 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
| JP2007219347A (ja) * | 2006-02-20 | 2007-08-30 | Seiko Epson Corp | 液晶装置、及び電子機器 |
| US20090004764A1 (en) * | 2007-06-29 | 2009-01-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing semiconductor device |
| EP2075840B1 (en) | 2007-12-28 | 2014-08-27 | Semiconductor Energy Laboratory Co., Ltd. | Method for dicing a wafer with semiconductor elements formed thereon and corresponding device |
-
2008
- 2008-12-15 JP JP2008318615A patent/JP5437626B2/ja not_active Expired - Fee Related
- 2008-12-19 US US12/339,128 patent/US7897483B2/en not_active Expired - Fee Related
- 2008-12-24 TW TW097150456A patent/TWI480984B/zh not_active IP Right Cessation
- 2008-12-26 CN CN2008101897273A patent/CN101471349B/zh not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1391287A (zh) * | 2001-06-08 | 2003-01-15 | 三洋电机株式会社 | 集成电路芯片及使用该芯片的显示装置 |
| CN1574236A (zh) * | 2003-06-10 | 2005-02-02 | 三洋电机株式会社 | 半导体装置的制造方法 |
| CN1825590A (zh) * | 2005-02-21 | 2006-08-30 | 卡西欧计算机株式会社 | 半导体器件及其制造方法 |
| CN1835196A (zh) * | 2005-03-16 | 2006-09-20 | 雅马哈株式会社 | 半导体器件制造方法以及半导体器件 |
Also Published As
| Publication number | Publication date |
|---|---|
| TW200945514A (en) | 2009-11-01 |
| CN101471349A (zh) | 2009-07-01 |
| JP5437626B2 (ja) | 2014-03-12 |
| JP2009177144A (ja) | 2009-08-06 |
| TWI480984B (zh) | 2015-04-11 |
| US7897483B2 (en) | 2011-03-01 |
| US20090166896A1 (en) | 2009-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101471349B (zh) | 半导体装置以及半导体装置的制造方法 | |
| JP5275608B2 (ja) | 半導体基板の作製方法 | |
| CN101919057B (zh) | 半导体器件和制造半导体器件的方法 | |
| KR101706068B1 (ko) | 반도체 장치 및 반도체 장치의 제작 방법 | |
| US8507308B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
| US8003483B2 (en) | Method for manufacturing SOI substrate | |
| US8432021B2 (en) | Manufacturing method of SOI substrate | |
| CN101425456A (zh) | Soi衬底的制造方法及半导体装置的制造方法 | |
| CN101714519B (zh) | 半导体装置的制造方法 | |
| US8173496B2 (en) | Method for manufacturing semiconductor device | |
| JP5681354B2 (ja) | Soi基板の作製方法 | |
| JP5805973B2 (ja) | 半導体基板の作製方法 | |
| JP5303161B2 (ja) | 半導体装置の作製方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121114 Termination date: 20181226 |