CN101171751B - 用于根据回路频率控制延迟或锁相回路的设备和方法 - Google Patents

用于根据回路频率控制延迟或锁相回路的设备和方法 Download PDF

Info

Publication number
CN101171751B
CN101171751B CN2006800155773A CN200680015577A CN101171751B CN 101171751 B CN101171751 B CN 101171751B CN 2006800155773 A CN2006800155773 A CN 2006800155773A CN 200680015577 A CN200680015577 A CN 200680015577A CN 101171751 B CN101171751 B CN 101171751B
Authority
CN
China
Prior art keywords
loop
clock signal
frequency
circuit
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2006800155773A
Other languages
English (en)
Chinese (zh)
Other versions
CN101171751A (zh
Inventor
李成勋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of CN101171751A publication Critical patent/CN101171751A/zh
Application granted granted Critical
Publication of CN101171751B publication Critical patent/CN101171751B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
CN2006800155773A 2005-05-09 2006-05-05 用于根据回路频率控制延迟或锁相回路的设备和方法 Active CN101171751B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/124,743 US7355464B2 (en) 2005-05-09 2005-05-09 Apparatus and method for controlling a delay- or phase-locked loop as a function of loop frequency
US11/124,743 2005-05-09
PCT/US2006/017271 WO2006121804A1 (en) 2005-05-09 2006-05-05 Apparatus and method for controlling a delay-or phase-locked loop as a function of loop frequency

Publications (2)

Publication Number Publication Date
CN101171751A CN101171751A (zh) 2008-04-30
CN101171751B true CN101171751B (zh) 2011-04-27

Family

ID=37393496

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006800155773A Active CN101171751B (zh) 2005-05-09 2006-05-05 用于根据回路频率控制延迟或锁相回路的设备和方法

Country Status (7)

Country Link
US (2) US7355464B2 (enExample)
EP (1) EP1884020A4 (enExample)
JP (1) JP4692855B2 (enExample)
KR (1) KR100918355B1 (enExample)
CN (1) CN101171751B (enExample)
TW (1) TWI313973B (enExample)
WO (1) WO2006121804A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101248727B1 (ko) * 2005-07-29 2013-03-28 센사타 테크놀로지스, 인크 보상 장치 및 그 동작 방법
JP5134779B2 (ja) * 2006-03-13 2013-01-30 ルネサスエレクトロニクス株式会社 遅延同期回路
US7656745B2 (en) 2007-03-15 2010-02-02 Micron Technology, Inc. Circuit, system and method for controlling read latency
JP5027265B2 (ja) * 2010-03-09 2012-09-19 日本電波工業株式会社 Ｐｌｌ装置
KR101858471B1 (ko) * 2011-12-22 2018-05-17 에스케이하이닉스 주식회사 지연고정루프
US9443565B2 (en) 2013-03-29 2016-09-13 Samsung Electronics Co., Ltd. Semiconductor memory device with a delay locked loop circuit and a method for controlling an operation thereof
US8963646B1 (en) * 2013-08-19 2015-02-24 Nanya Technology Corporation Delay line ring oscillation apparatus
CN105322962B (zh) * 2014-07-03 2019-01-29 清华大学 频率振荡器稳定度优化装置及方法
US9797936B2 (en) * 2015-03-05 2017-10-24 National Instruments Corporation Counter enhancements for improved performance and ease-of-use
US9813067B2 (en) 2015-06-10 2017-11-07 Micron Technology, Inc. Clock signal and supply voltage variation tracking
US9865317B2 (en) 2016-04-26 2018-01-09 Micron Technology, Inc. Methods and apparatuses including command delay adjustment circuit
US9997220B2 (en) 2016-08-22 2018-06-12 Micron Technology, Inc. Apparatuses and methods for adjusting delay of command signal path
US10224938B2 (en) 2017-07-26 2019-03-05 Micron Technology, Inc. Apparatuses and methods for indirectly detecting phase variations
KR102316443B1 (ko) 2019-08-30 2021-10-25 서울과학기술대학교 산학협력단 지연 잠금 루프의 지연 범위를 제어하는 지연 잠금 회로 및 방법
CN113746475B (zh) * 2020-05-28 2023-12-01 华邦电子股份有限公司 延迟锁相回路装置及其操作方法
CN112436842B (zh) * 2021-01-27 2021-05-14 睿迪纳(南京)电子科技有限公司 一种基于分数折叠的信号处理器件的实现方法
US12438690B1 (en) * 2024-04-05 2025-10-07 Cirrus Logic Inc. Delay locked loops

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2771464B2 (ja) * 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 ディジタルｐｌｌ回路
US5771264A (en) * 1996-08-29 1998-06-23 Altera Corporation Digital delay lock loop for clock signal frequency multiplication
US5910740A (en) * 1997-06-18 1999-06-08 Raytheon Company Phase locked loop having memory
JP3481148B2 (ja) * 1998-10-15 2003-12-22 富士通株式会社 Ｄｌｌ回路を有する集積回路装置
JP2001237680A (ja) * 2000-02-23 2001-08-31 Fujitsu Ltd 遅延時間調整回路と遅延時間調整方法
JP4489231B2 (ja) * 2000-02-23 2010-06-23 富士通マイクロエレクトロニクス株式会社 遅延時間調整方法と遅延時間調整回路
US6779126B1 (en) * 2000-08-31 2004-08-17 Micron Technology, Inc. Phase detector for all-digital phase locked and delay locked loops
US6628154B2 (en) * 2001-07-31 2003-09-30 Cypress Semiconductor Corp. Digitally controlled analog delay locked loop (DLL)
JP2003324348A (ja) * 2002-04-30 2003-11-14 Elpida Memory Inc Ｄｌｌ回路
KR100528788B1 (ko) * 2003-06-27 2005-11-15 주식회사 하이닉스반도체 지연 고정 루프 및 그 구동 방법
US7002384B1 (en) * 2004-01-16 2006-02-21 Altera Corporation Loop circuitry with low-pass noise filter
JP3819005B2 (ja) * 2004-02-26 2006-09-06 富士通株式会社 半導体集積回路
KR100605588B1 (ko) * 2004-03-05 2006-07-28 주식회사 하이닉스반도체 반도체 기억 소자에서의 지연 고정 루프 및 그의 클럭록킹 방법
US7042258B2 (en) * 2004-04-29 2006-05-09 Agere Systems Inc. Signal generator with selectable mode control
US7078950B2 (en) * 2004-07-20 2006-07-18 Micron Technology, Inc. Delay-locked loop with feedback compensation
TWI310633B (en) * 2005-08-31 2009-06-01 Via Tech Inc Clock loop circuit with community counters and metohd thereof

Also Published As

Publication number Publication date
KR100918355B1 (ko) 2009-09-22
WO2006121804A1 (en) 2006-11-16
US20060250171A1 (en) 2006-11-09
JP2008541619A (ja) 2008-11-20
US7622970B2 (en) 2009-11-24
EP1884020A4 (en) 2012-07-25
EP1884020A1 (en) 2008-02-06
KR20070119749A (ko) 2007-12-20
US20080150598A1 (en) 2008-06-26
JP4692855B2 (ja) 2011-06-01
TWI313973B (en) 2009-08-21
CN101171751A (zh) 2008-04-30
TW200703915A (en) 2007-01-16
US7355464B2 (en) 2008-04-08

Similar Documents

Publication Publication Date Title
US7622970B2 (en) Apparatus and method for controlling a delay- or phase-locked loop as a function of loop frequency
US8143925B2 (en) Delay locked loop
US7990194B2 (en) Apparatus and method for correcting duty cycle of clock signal
KR101659840B1 (ko) 스큐드 게이트 타입 듀티 교정회로를 갖는 디지털 지연 동기 루프 및 그의 듀티 교정방법
TWI532324B (zh) 延遲鎖定迴路及驅動延遲鎖定迴路之方法
KR100857855B1 (ko) 반도체 메모리 장치 및 그 구동방법
KR100541685B1 (ko) 지연 동기 루프 장치
US20100085123A1 (en) Injection-locked clock multiplier
JPH1168559A (ja) 位相同期ループ回路
EP4661291A2 (en) Apparatuses and methods for providing frequency divided clocks
KR100400041B1 (ko) 정밀한 위상 조절이 가능한 지연 동기 루프 및 위상 조절방법
CN107026647A (zh) 时间数字系统以及频率合成器
US8446197B2 (en) Delay locked loop and method for driving the same
KR101024243B1 (ko) 버스트 트래킹 지연고정루프
US7986177B2 (en) Semiconductor device
US7352219B2 (en) Duty cycle corrector
KR20060032410A (ko) 외부 클럭 신호의 주파수에 순응하는 발진기를 이용하는지연 동기 루프 및 방법
TW201316150A (zh) 多相位時脈產生系統及其時脈校準方法
KR100735548B1 (ko) 지연동기회로 및 방법
KR101599196B1 (ko) 디지털 주파수 검출 방식의 클럭 데이터 복원 장치
CN1797954B (zh) 时钟信号产生装置及方法
US20070237277A1 (en) Method and Integrated Circuit for Controlling an Oscillator Signal
JP2008541685A (ja) 到達時間同期ループ
KR20080002588A (ko) 지연고정루프회로
KR101002925B1 (ko) 지연고정루프회로

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant