CH620068A5 - - Google Patents

Download PDF

Info

Publication number
CH620068A5
CH620068A5 CH92777A CH92777A CH620068A5 CH 620068 A5 CH620068 A5 CH 620068A5 CH 92777 A CH92777 A CH 92777A CH 92777 A CH92777 A CH 92777A CH 620068 A5 CH620068 A5 CH 620068A5
Authority
CH
Switzerland
Prior art keywords
signal
data
phase
circuit
input
Prior art date
Application number
CH92777A
Other languages
German (de)
English (en)
Inventor
Kenneth Lee Baker
Original Assignee
Sperry Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Corp filed Critical Sperry Corp
Publication of CH620068A5 publication Critical patent/CH620068A5/de

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/0807Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Dc Digital Transmission (AREA)
CH92777A 1976-01-29 1977-01-26 CH620068A5 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/653,410 US4017803A (en) 1976-01-29 1976-01-29 Data recovery system resistant to frequency deviations

Publications (1)

Publication Number Publication Date
CH620068A5 true CH620068A5 (ja) 1980-10-31

Family

ID=24620771

Family Applications (1)

Application Number Title Priority Date Filing Date
CH92777A CH620068A5 (ja) 1976-01-29 1977-01-26

Country Status (9)

Country Link
US (1) US4017803A (ja)
JP (1) JPS5294112A (ja)
CA (1) CA1051528A (ja)
CH (1) CH620068A5 (ja)
DE (1) DE2703395C3 (ja)
ES (1) ES455336A1 (ja)
FR (1) FR2340000A1 (ja)
GB (1) GB1565245A (ja)
IT (1) IT1075058B (ja)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2748075C3 (de) * 1977-10-26 1980-08-07 Siemens Ag, 1000 Berlin Und 8000 Muenchen Phasenregelkreis
DE2823343B1 (de) * 1978-05-29 1979-08-16 Siemens Ag Verfahren und Anordnung zur Taktsignalrueckgewinnung bei digitaler Signaluebertragung
US4222009A (en) * 1978-11-02 1980-09-09 Sperry Corporation Phase lock loop preconditioning circuit
US4357707A (en) * 1979-04-11 1982-11-02 Pertec Computer Corporation Digital phase lock loop for flexible disk data recovery system
BR8004455A (pt) * 1979-07-19 1981-01-27 Exxon Research Engineering Co Circuito separador de dados e circuito para emprego na recuperacao de um sinal de relogio de um sinal codificado de dados dos
US4339823A (en) * 1980-08-15 1982-07-13 Motorola, Inc. Phase corrected clock signal recovery circuit
US4400667A (en) * 1981-01-12 1983-08-23 Sangamo Weston, Inc. Phase tolerant bit synchronizer for digital signals
US4371974A (en) * 1981-02-25 1983-02-01 Rockwell International Corporation NRZ Data phase detector
US4456890A (en) * 1982-04-05 1984-06-26 Computer Peripherals Inc. Data tracking clock recovery system using digitally controlled oscillator
JPS58182323A (ja) * 1982-04-20 1983-10-25 Nec Corp 位相同期回路
BE895439R (nl) * 1982-12-22 1983-06-22 Int Standard Electric Corp Impulscorrectieketen en schakelingen die er gebruik van maken
US4556866A (en) * 1983-03-16 1985-12-03 Honeywell Inc. Power line carrier FSK data system
US4547738A (en) * 1983-06-10 1985-10-15 American Standard Inc. Phase shift demodulator
NL8401310A (nl) * 1984-04-24 1985-11-18 Philips Nv Inrichting voor het opwekken van een kloksignaal.
US4682343A (en) * 1984-09-11 1987-07-21 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Processing circuit with asymmetry corrector and convolutional encoder for digital data
US4633488A (en) * 1984-11-13 1986-12-30 Digital Equipment Corporation Phase-locked loop for MFM data recording
US4847876A (en) * 1986-12-31 1989-07-11 Raytheon Company Timing recovery scheme for burst communication systems
US4879730A (en) * 1988-05-31 1989-11-07 Siemens Transmission Systems, Inc. Jitter tolerant circuit for dual rail data
JP2512786B2 (ja) * 1988-07-18 1996-07-03 富士通株式会社 位相整合回路
US4975930A (en) * 1988-11-02 1990-12-04 Digital Equipment Corporation Digital phase locked loop
US5579348A (en) * 1994-02-02 1996-11-26 Gi Corporation Method and apparatus for improving the apparent accuracy of a data receiver clock circuit
US5892797A (en) * 1996-07-17 1999-04-06 Jay Deng System and method for recovering data encoded using manchester code and other bi-phase level codes

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3825844A (en) * 1972-10-18 1974-07-23 Peripherals General Inc System for recovering phase shifted data pulses

Also Published As

Publication number Publication date
DE2703395A1 (de) 1977-08-04
IT1075058B (it) 1985-04-22
DE2703395C3 (de) 1978-11-23
US4017803A (en) 1977-04-12
GB1565245A (en) 1980-04-16
CA1051528A (en) 1979-03-27
JPS5294112A (en) 1977-08-08
DE2703395B2 (de) 1978-03-23
JPS6227470B2 (ja) 1987-06-15
ES455336A1 (es) 1978-01-01
FR2340000A1 (fr) 1977-08-26
FR2340000B1 (ja) 1982-12-31

Similar Documents

Publication Publication Date Title
DE2703395C3 (de) Schaltungsanordnung zum Rückgewinnen kodierter Binärinformation
DE2912268C2 (de) Dekoder-Schaltungsanordnung zur Dekodierung eines digitalen Informationssignals
DE2540472C3 (de) Verfahren und Schaltungsanordnungen zur Codierung binärer Daten unter Anwendung eines abgewandelten Null-Modulationscodes
DE2711526A1 (de) Verfahren und anordnung zur sequentiellen uebertragung von binaerdaten in aufeinanderfolgenden bitzellen eines uebertragungskanals
DE1213882B (de) Verfahren und Schaltungsanordnung zum UEbertragen von Daten in Form einer binaer-codierten Impulsfolge
CH642795A5 (de) Signal-verarbeitungseinrichtung fuer daten im miller-kode.
DE2030827B2 (de) Digitaluebertragungsanordnung bei der die effektive binaere bit frequenz ein nichtganzzahliges vielfaches der kanalsym bolfrequenz ist
DE2427225A1 (de) Verfahren und schaltungsanordnung zur demodulation digitaler information
DE2702047C3 (de) Schaltungsanordnung zur Wiedergewinnung von Daten
DE3240731A1 (de) Phasenregelkreis und diesen verwendender miller-decodierer
DE1149745B (de) Puls-Kode-Nachrichtenuebertragungssystem
DE2430685A1 (de) Verfahren und vorrichtung zur schnellen digitalen modulation
DE2119091A1 (de) Spannungsgesteuerter Taktgenerator
DE3906094A1 (de) Digitale phasen/frequenz-detektorschaltung
DE2242550A1 (de) Elektrische codier- und decodiervorrichtung
DE2047697A1 (de) Schaltungsanordnung zur Demodulation von phasendifferenzmodulierten Datensignalen
DE2903329C2 (de) Anordnung zum Kodieren binärer Daten
DE1537974C3 (de) Schaltungsanordnung zum Regenerieren dreiwertiger Impulssignale
CH617051A5 (ja)
DE3042761C2 (de) Schaltungsanordnung zur Gewinnung einer elektrischenBezugstakt-Impulsfolge für die Dekodierung einer von einem Aufzeichnungsträger gelesenen und auf diesem aufgezeichneten Mehrlängenschrift
DE2227704C3 (de) Datenübertragungssystem
CH647366A5 (de) Kodiereinrichtung fuer binaere datensignale und dekodiereinrichtung fuer diese datensignale.
DE3625589C2 (ja)
DE2339007C2 (de) Verfahren und Schaltungsanordnung zum Einfügen von Synchronisiersignalen
DE2237268C3 (de) Dekodierer für ein Nachrichtensignal, bei welchem ein Zustandswechsel in der Mitte einer eine "1" enthaltenden Bit-Zelle und an der Grenze zwischen zwei aufeinanderfolgenden jeweils eine "O" enthaltenden Btzellen stattfindet

Legal Events

Date Code Title Description
PL Patent ceased