RU2191444C1
(ru)
*
|
2001-10-09 |
2002-10-20 |
Общество с ограниченной ответственностью "Агентство маркетинга научных разработок" |
Способ изготовления полевого транзистора с периодически легированным каналом
|
US6872645B2
(en)
*
|
2002-04-02 |
2005-03-29 |
Nanosys, Inc. |
Methods of positioning and/or orienting nanostructures
|
CA2499944A1
(en)
*
|
2002-09-30 |
2004-04-15 |
Nanosys, Inc. |
Integrated displays using nanowire transistors
|
US7619562B2
(en)
*
|
2002-09-30 |
2009-11-17 |
Nanosys, Inc. |
Phased array systems
|
US7051945B2
(en)
*
|
2002-09-30 |
2006-05-30 |
Nanosys, Inc |
Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites
|
KR101191632B1
(ko)
|
2002-09-30 |
2012-10-17 |
나노시스, 인크. |
대형 나노 인에이블 매크로전자 기판 및 그 사용
|
US7067867B2
(en)
*
|
2002-09-30 |
2006-06-27 |
Nanosys, Inc. |
Large-area nonenabled macroelectronic substrates and uses therefor
|
US7135728B2
(en)
*
|
2002-09-30 |
2006-11-14 |
Nanosys, Inc. |
Large-area nanoenabled macroelectronic substrates and uses therefor
|
US7531850B2
(en)
*
|
2003-06-26 |
2009-05-12 |
Mears Technologies, Inc. |
Semiconductor device including a memory cell with a negative differential resistance (NDR) device
|
US20070020860A1
(en)
*
|
2003-06-26 |
2007-01-25 |
Rj Mears, Llc |
Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods
|
US20050279991A1
(en)
*
|
2003-06-26 |
2005-12-22 |
Rj Mears, Llc |
Semiconductor device including a superlattice having at least one group of substantially undoped layers
|
US7446002B2
(en)
*
|
2003-06-26 |
2008-11-04 |
Mears Technologies, Inc. |
Method for making a semiconductor device comprising a superlattice dielectric interface layer
|
US7202494B2
(en)
*
|
2003-06-26 |
2007-04-10 |
Rj Mears, Llc |
FINFET including a superlattice
|
US7045377B2
(en)
*
|
2003-06-26 |
2006-05-16 |
Rj Mears, Llc |
Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
|
US20070015344A1
(en)
*
|
2003-06-26 |
2007-01-18 |
Rj Mears, Llc |
Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions
|
US20060011905A1
(en)
*
|
2003-06-26 |
2006-01-19 |
Rj Mears, Llc |
Semiconductor device comprising a superlattice dielectric interface layer
|
US20040262594A1
(en)
*
|
2003-06-26 |
2004-12-30 |
Rj Mears, Llc |
Semiconductor structures having improved conductivity effective mass and methods for fabricating same
|
US20050282330A1
(en)
*
|
2003-06-26 |
2005-12-22 |
Rj Mears, Llc |
Method for making a semiconductor device including a superlattice having at least one group of substantially undoped layers
|
US7033437B2
(en)
*
|
2003-06-26 |
2006-04-25 |
Rj Mears, Llc |
Method for making semiconductor device including band-engineered superlattice
|
US7227174B2
(en)
*
|
2003-06-26 |
2007-06-05 |
Rj Mears, Llc |
Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
|
US20060273299A1
(en)
*
|
2003-06-26 |
2006-12-07 |
Rj Mears, Llc |
Method for making a semiconductor device including a dopant blocking superlattice
|
US20060220118A1
(en)
*
|
2003-06-26 |
2006-10-05 |
Rj Mears, Llc |
Semiconductor device including a dopant blocking superlattice
|
US20070063185A1
(en)
*
|
2003-06-26 |
2007-03-22 |
Rj Mears, Llc |
Semiconductor device including a front side strained superlattice layer and a back side stress layer
|
US20060289049A1
(en)
*
|
2003-06-26 |
2006-12-28 |
Rj Mears, Llc |
Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer
|
US7586116B2
(en)
*
|
2003-06-26 |
2009-09-08 |
Mears Technologies, Inc. |
Semiconductor device having a semiconductor-on-insulator configuration and a superlattice
|
US7229902B2
(en)
*
|
2003-06-26 |
2007-06-12 |
Rj Mears, Llc |
Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
|
US20060243964A1
(en)
*
|
2003-06-26 |
2006-11-02 |
Rj Mears, Llc |
Method for making a semiconductor device having a semiconductor-on-insulator configuration and a superlattice
|
US7586165B2
(en)
*
|
2003-06-26 |
2009-09-08 |
Mears Technologies, Inc. |
Microelectromechanical systems (MEMS) device including a superlattice
|
US20060292765A1
(en)
*
|
2003-06-26 |
2006-12-28 |
Rj Mears, Llc |
Method for Making a FINFET Including a Superlattice
|
US7612366B2
(en)
*
|
2003-06-26 |
2009-11-03 |
Mears Technologies, Inc. |
Semiconductor device including a strained superlattice layer above a stress layer
|
US7153763B2
(en)
|
2003-06-26 |
2006-12-26 |
Rj Mears, Llc |
Method for making a semiconductor device including band-engineered superlattice using intermediate annealing
|
US20070010040A1
(en)
*
|
2003-06-26 |
2007-01-11 |
Rj Mears, Llc |
Method for Making a Semiconductor Device Including a Strained Superlattice Layer Above a Stress Layer
|
US7531828B2
(en)
*
|
2003-06-26 |
2009-05-12 |
Mears Technologies, Inc. |
Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions
|
CA2530065C
(en)
*
|
2003-06-26 |
2011-12-20 |
Rj Mears, Llc |
Semiconductor device including mosfet having band-engineered superlattice
|
US7491587B2
(en)
*
|
2003-06-26 |
2009-02-17 |
Mears Technologies, Inc. |
Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer
|
US20060267130A1
(en)
*
|
2003-06-26 |
2006-11-30 |
Rj Mears, Llc |
Semiconductor Device Including Shallow Trench Isolation (STI) Regions with a Superlattice Therebetween
|
US7514328B2
(en)
*
|
2003-06-26 |
2009-04-07 |
Mears Technologies, Inc. |
Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween
|
US20070063186A1
(en)
*
|
2003-06-26 |
2007-03-22 |
Rj Mears, Llc |
Method for making a semiconductor device including a front side strained superlattice layer and a back side stress layer
|
US6897472B2
(en)
*
|
2003-06-26 |
2005-05-24 |
Rj Mears, Llc |
Semiconductor device including MOSFET having band-engineered superlattice
|
US7535041B2
(en)
*
|
2003-06-26 |
2009-05-19 |
Mears Technologies, Inc. |
Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
|
US7659539B2
(en)
|
2003-06-26 |
2010-02-09 |
Mears Technologies, Inc. |
Semiconductor device including a floating gate memory cell with a superlattice channel
|
US7045813B2
(en)
*
|
2003-06-26 |
2006-05-16 |
Rj Mears, Llc |
Semiconductor device including a superlattice with regions defining a semiconductor junction
|
US7598515B2
(en)
*
|
2003-06-26 |
2009-10-06 |
Mears Technologies, Inc. |
Semiconductor device including a strained superlattice and overlying stress layer and related methods
|
US7531829B2
(en)
*
|
2003-06-26 |
2009-05-12 |
Mears Technologies, Inc. |
Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
|
US20070020833A1
(en)
*
|
2003-06-26 |
2007-01-25 |
Rj Mears, Llc |
Method for Making a Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer
|
US20060231857A1
(en)
*
|
2003-06-26 |
2006-10-19 |
Rj Mears, Llc |
Method for making a semiconductor device including a memory cell with a negative differential resistance (ndr) device
|
US20040266116A1
(en)
*
|
2003-06-26 |
2004-12-30 |
Rj Mears, Llc |
Methods of fabricating semiconductor structures having improved conductivity effective mass
|
US7768018B2
(en)
|
2003-10-10 |
2010-08-03 |
Wostec, Inc. |
Polarizer based on a nanowire grid
|
RU2240280C1
(ru)
|
2003-10-10 |
2004-11-20 |
Ворлд Бизнес Ассошиэйтс Лимитед |
Способ формирования упорядоченных волнообразных наноструктур (варианты)
|
DE10351059B4
(de)
*
|
2003-10-31 |
2007-03-01 |
Roth & Rau Ag |
Verfahren und Vorrichtung zur Ionenstrahlbearbeitung von Oberflächen
|
US7553371B2
(en)
|
2004-02-02 |
2009-06-30 |
Nanosys, Inc. |
Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
|
US8025960B2
(en)
*
|
2004-02-02 |
2011-09-27 |
Nanosys, Inc. |
Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
|
US20110039690A1
(en)
*
|
2004-02-02 |
2011-02-17 |
Nanosys, Inc. |
Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
|
KR20070011550A
(ko)
*
|
2004-04-30 |
2007-01-24 |
나노시스, 인크. |
나노와이어 성장 및 획득 시스템 및 방법
|
US20050279274A1
(en)
*
|
2004-04-30 |
2005-12-22 |
Chunming Niu |
Systems and methods for nanowire growth and manufacturing
|
US7785922B2
(en)
|
2004-04-30 |
2010-08-31 |
Nanosys, Inc. |
Methods for oriented growth of nanowires on patterned substrates
|
JP2008506254A
(ja)
*
|
2004-07-07 |
2008-02-28 |
ナノシス・インコーポレイテッド |
ナノワイヤーの集積及び組み込みのためのシステムおよび方法
|
US7345307B2
(en)
*
|
2004-10-12 |
2008-03-18 |
Nanosys, Inc. |
Fully integrated organic layered processes for making plastic electronics based on conductive polymers and semiconductor nanowires
|
US7473943B2
(en)
*
|
2004-10-15 |
2009-01-06 |
Nanosys, Inc. |
Gate configuration for nanowire electronic devices
|
RU2267832C1
(ru)
*
|
2004-11-17 |
2006-01-10 |
Александр Викторович Принц |
Способ изготовления микро- и наноприборов на локальных подложках
|
KR101172561B1
(ko)
|
2004-11-24 |
2012-08-08 |
나노시스, 인크. |
나노와이어 박막을 위한 콘택 도핑 및 어닐링 시스템 및공정
|
US7351346B2
(en)
*
|
2004-11-30 |
2008-04-01 |
Agoura Technologies, Inc. |
Non-photolithographic method for forming a wire grid polarizer for optical and infrared wavelengths
|
JP2008522226A
(ja)
*
|
2004-11-30 |
2008-06-26 |
アグーラ テクノロジーズ インコーポレイテッド |
大規模ワイヤ・グリッド偏光子の応用および作製技術
|
US7560366B1
(en)
|
2004-12-02 |
2009-07-14 |
Nanosys, Inc. |
Nanowire horizontal growth and substrate removal
|
KR100624461B1
(ko)
*
|
2005-02-25 |
2006-09-19 |
삼성전자주식회사 |
나노 와이어 및 그 제조 방법
|
US7604690B2
(en)
*
|
2005-04-05 |
2009-10-20 |
Wostec, Inc. |
Composite material for ultra thin membranes
|
EP1938381A2
(en)
*
|
2005-09-23 |
2008-07-02 |
Nanosys, Inc. |
Methods for nanostructure doping
|
WO2007076008A2
(en)
*
|
2005-12-22 |
2007-07-05 |
Mears Technologies, Inc |
Electronic device including a poled superlattice having a net electrical dipole moment and associated methods
|
US7517702B2
(en)
*
|
2005-12-22 |
2009-04-14 |
Mears Technologies, Inc. |
Method for making an electronic device including a poled superlattice having a net electrical dipole moment
|
CN101331590B
(zh)
*
|
2005-12-29 |
2011-04-20 |
纳米系统公司 |
用于在有图案基底上取向生长纳米线的方法
|
US7741197B1
(en)
|
2005-12-29 |
2010-06-22 |
Nanosys, Inc. |
Systems and methods for harvesting and reducing contamination in nanowires
|
US7718996B2
(en)
*
|
2006-02-21 |
2010-05-18 |
Mears Technologies, Inc. |
Semiconductor device comprising a lattice matching layer
|
FI122010B
(fi)
*
|
2006-08-09 |
2011-07-15 |
Konstantin Arutyunov |
Ionisuihkuetsausmenetelmä ja -laitteisto
|
US7776760B2
(en)
*
|
2006-11-07 |
2010-08-17 |
Nanosys, Inc. |
Systems and methods for nanowire growth
|
KR100836426B1
(ko)
*
|
2006-11-24 |
2008-06-09 |
삼성에스디아이 주식회사 |
비휘발성 메모리 소자 및 그 제조방법과 이를 포함한메모리 장치
|
US7786024B2
(en)
*
|
2006-11-29 |
2010-08-31 |
Nanosys, Inc. |
Selective processing of semiconductor nanowires by polarized visible radiation
|
US20080129930A1
(en)
*
|
2006-12-01 |
2008-06-05 |
Agoura Technologies |
Reflective polarizer configuration for liquid crystal displays
|
US7781827B2
(en)
|
2007-01-24 |
2010-08-24 |
Mears Technologies, Inc. |
Semiconductor device with a vertical MOSFET including a superlattice and related methods
|
US7928425B2
(en)
*
|
2007-01-25 |
2011-04-19 |
Mears Technologies, Inc. |
Semiconductor device including a metal-to-semiconductor superlattice interface layer and related methods
|
US7863066B2
(en)
*
|
2007-02-16 |
2011-01-04 |
Mears Technologies, Inc. |
Method for making a multiple-wavelength opto-electronic device including a superlattice
|
US7880161B2
(en)
|
2007-02-16 |
2011-02-01 |
Mears Technologies, Inc. |
Multiple-wavelength opto-electronic device including a superlattice
|
US7812339B2
(en)
*
|
2007-04-23 |
2010-10-12 |
Mears Technologies, Inc. |
Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures
|
US8668833B2
(en)
*
|
2008-05-21 |
2014-03-11 |
Globalfoundries Singapore Pte. Ltd. |
Method of forming a nanostructure
|
KR102067922B1
(ko)
|
2009-05-19 |
2020-01-17 |
원드 매터리얼 엘엘씨 |
배터리 응용을 위한 나노구조화된 재료
|
US8623288B1
(en)
|
2009-06-29 |
2014-01-07 |
Nanosys, Inc. |
Apparatus and methods for high density nanowire growth
|
CN102386096A
(zh)
*
|
2010-08-31 |
2012-03-21 |
上海华虹Nec电子有限公司 |
改善ldmos性能一致性和稳定性的方法
|
WO2013006077A1
(en)
*
|
2011-07-06 |
2013-01-10 |
Wostec, Inc. |
Solar cell with nanostructured layer and methods of making and using
|
EP2740162B1
(en)
|
2011-08-05 |
2019-07-03 |
Wostec, Inc. |
Light emitting diode with nanostructured layer, method of making a light emitting diode and nanomask used in the method.
|
WO2013089578A1
(en)
*
|
2011-12-12 |
2013-06-20 |
Wostec, Inc. |
Sers-sensor with nanostructured surface and methods of making and using
|
WO2013109157A1
(en)
|
2012-01-18 |
2013-07-25 |
Wostec, Inc. |
Arrangements with pyramidal features having at least one nanostructured surface and methods of making and using
|
US9134250B2
(en)
|
2012-03-23 |
2015-09-15 |
Wostec, Inc. |
SERS-sensor with nanostructured layer and methods of making and using
|
US9500789B2
(en)
|
2013-03-13 |
2016-11-22 |
Wostec, Inc. |
Polarizer based on a nanowire grid
|
US9406753B2
(en)
|
2013-11-22 |
2016-08-02 |
Atomera Incorporated |
Semiconductor devices including superlattice depletion layer stack and related methods
|
US9275996B2
(en)
|
2013-11-22 |
2016-03-01 |
Mears Technologies, Inc. |
Vertical semiconductor devices including superlattice punch through stop layer and related methods
|
WO2015191561A1
(en)
|
2014-06-09 |
2015-12-17 |
Mears Technologies, Inc. |
Semiconductor devices with enhanced deterministic doping and related methods
|
WO2015199573A1
(en)
*
|
2014-06-26 |
2015-12-30 |
Wostec, Inc. |
Wavelike hard nanomask on a topographic feature and methods of making and using
|
US9722046B2
(en)
|
2014-11-25 |
2017-08-01 |
Atomera Incorporated |
Semiconductor device including a superlattice and replacement metal gate structure and related methods
|
WO2016187042A1
(en)
|
2015-05-15 |
2016-11-24 |
Atomera Incorporated |
Semiconductor devices with superlattice layers providing halo implant peak confinement and related methods
|
WO2016196600A1
(en)
|
2015-06-02 |
2016-12-08 |
Atomera Incorporated |
Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control
|
US9558939B1
(en)
|
2016-01-15 |
2017-01-31 |
Atomera Incorporated |
Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source
|
US10672427B2
(en)
|
2016-11-18 |
2020-06-02 |
Wostec, Inc. |
Optical memory devices using a silicon wire grid polarizer and methods of making and using
|
WO2018156042A1
(en)
|
2017-02-27 |
2018-08-30 |
Wostec, Inc. |
Nanowire grid polarizer on a curved surface and methods of making and using
|
RU2671294C1
(ru)
*
|
2017-11-28 |
2018-10-30 |
Федеральное государственное бюджетное образовательное учреждение высшего образования "Чеченский государственный университет" |
Способ изготовления полупроводникового прибора
|
CN110137254B
(zh)
*
|
2019-04-30 |
2021-07-09 |
中国科学技术大学 |
半导体栅极电控量子点及其制备方法
|
CN114497275A
(zh)
*
|
2021-12-29 |
2022-05-13 |
昆明物理研究所 |
硅量子点光伏异质结制备方法
|