ATE396484T1 - Verfahren zur erkennung von resistiv-offen- defekten in halbleiterspeichern - Google Patents

Verfahren zur erkennung von resistiv-offen- defekten in halbleiterspeichern

Info

Publication number
ATE396484T1
ATE396484T1 AT05709081T AT05709081T ATE396484T1 AT E396484 T1 ATE396484 T1 AT E396484T1 AT 05709081 T AT05709081 T AT 05709081T AT 05709081 T AT05709081 T AT 05709081T AT E396484 T1 ATE396484 T1 AT E396484T1
Authority
AT
Austria
Prior art keywords
semiconductor memory
bits
data bits
address
open defects
Prior art date
Application number
AT05709081T
Other languages
English (en)
Inventor
Mohamed Azimane
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE396484T1 publication Critical patent/ATE396484T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50008—Marginal testing, e.g. race, voltage or current testing of impedance
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50012—Marginal testing, e.g. race, voltage or current testing of timing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56004—Pattern generation
AT05709081T 2004-03-26 2005-03-23 Verfahren zur erkennung von resistiv-offen- defekten in halbleiterspeichern ATE396484T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US55670604P 2004-03-26 2004-03-26

Publications (1)

Publication Number Publication Date
ATE396484T1 true ATE396484T1 (de) 2008-06-15

Family

ID=34962300

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05709081T ATE396484T1 (de) 2004-03-26 2005-03-23 Verfahren zur erkennung von resistiv-offen- defekten in halbleiterspeichern

Country Status (7)

Country Link
US (1) US7536610B2 (de)
EP (1) EP1738375B1 (de)
JP (1) JP2007531191A (de)
CN (1) CN1934655B (de)
AT (1) ATE396484T1 (de)
DE (1) DE602005007003D1 (de)
WO (1) WO2005093761A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100582391B1 (ko) * 2004-04-08 2006-05-22 주식회사 하이닉스반도체 반도체 소자에서의 지연 요소의 지연 검출 장치 및 방법
US7475314B2 (en) * 2005-12-15 2009-01-06 Intel Corporation Mechanism for read-only memory built-in self-test
CN102486938B (zh) * 2010-12-06 2015-01-07 北大方正集团有限公司 一种快速检测存储器的方法及装置
WO2013100956A1 (en) * 2011-12-28 2013-07-04 Intel Corporation Memory timing optimization using pattern based signaling modulation
US9076558B2 (en) * 2012-11-01 2015-07-07 Nanya Technology Corporation Memory test system and memory test method

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5399912A (en) * 1992-01-13 1995-03-21 Hitachi, Ltd. Hold-type latch circuit with increased margin in the feedback timing and a memory device using same for holding parity check error
WO1996015536A1 (en) * 1994-11-09 1996-05-23 Philips Electronics N.V. A method of testing a memory address decoder and a fault-tolerant memory address decoder
US5621739A (en) * 1996-05-07 1997-04-15 Intel Corporation Method and apparatus for buffer self-test and characterization
US5787092A (en) * 1997-05-27 1998-07-28 Hewlett-Packard Co. Test chip circuit for on-chip timing characterization
KR100211609B1 (ko) * 1997-06-30 1999-08-02 윤종용 이중에지 클록을 사용한 집적회로 소자 검사방법
US5936977A (en) * 1997-09-17 1999-08-10 Cypress Semiconductor Corp. Scan path circuitry including a programmable delay circuit
TW535161B (en) * 1999-12-03 2003-06-01 Nec Electronics Corp Semiconductor memory device and its testing method
DE10035169A1 (de) * 2000-07-19 2002-02-07 Infineon Technologies Ag Verfahren und Vorrichtung zum Testen von Setup-Zeit und Hold-Zeit von Signalen einer Schaltung mit getakteter Datenübertragung
US6829728B2 (en) * 2000-11-13 2004-12-07 Wu-Tung Cheng Full-speed BIST controller for testing embedded synchronous memories
DE602004020887D1 (de) * 2003-05-22 2009-06-10 Nxp Bv Test von ram addressdekodierern auf widerstandsbehaftete leiterunterbrechungen

Also Published As

Publication number Publication date
US20050216799A1 (en) 2005-09-29
CN1934655A (zh) 2007-03-21
EP1738375B1 (de) 2008-05-21
WO2005093761A1 (en) 2005-10-06
DE602005007003D1 (de) 2008-07-03
JP2007531191A (ja) 2007-11-01
CN1934655B (zh) 2011-06-08
US7536610B2 (en) 2009-05-19
EP1738375A1 (de) 2007-01-03

Similar Documents

Publication Publication Date Title
WO2002039460A3 (en) Full-speed bist controller for testing embedded synchronous memories
JP2009289374A5 (de)
US20070266278A1 (en) Method for at-speed testing of memory interface using scan
ATE408152T1 (de) Prüfung von schaltungen mit mehreren taktdomänen
ATE396484T1 (de) Verfahren zur erkennung von resistiv-offen- defekten in halbleiterspeichern
TW200627923A (en) Testing apparatus and testing method
WO2007103745A3 (en) At-speed multi-port memory array test method and apparatus
DE602006014549D1 (de) Verfahren und system für debug und test unter verwendung replizierter logik
TWI479499B (zh) 測試裝置以及測試方法
TW200739109A (en) Test method, test system and assist board
DE602005012266D1 (de) Schaltungsanordnung und verfahren zum prüfen einerdungsschaltung
US20090287971A1 (en) Method and apparatus for testing a random access memory device
ATE491208T1 (de) Verfahren und vorrichtung zur verbesserung der speicherleistungsfähigkeit
US20110270599A1 (en) Method for testing integrated circuit and semiconductor memory device
US20100090718A1 (en) Semiconductor device, and development supporting device
DE60103635D1 (de) Vorrichtung und verfahren zur verbesserung der prüfung, des ertrags und der leistung von vlsi schaltungen
ATE511694T1 (de) Verfahren zur erkennung resistiver brückendefekte in dem globalen datenbus von halbleiterspeichern
JP4511882B2 (ja) 試験装置及び試験方法
KR100885051B1 (ko) 반도체 메모리 테스트 장치 및 반도체 메모리 테스트 방법
JP5625241B2 (ja) 半導体装置及びその試験方法
JP2002343097A (ja) Ｒａｍテスト回路
JPH07174827A (ja) 半導体試験装置の試験パターン発生装置
JP2000040400A (ja) 半導体集積回路装置とその試験方法
JP2003346494A (ja) 半導体装置の動作検証方法および検証回路内蔵半導体装置
JP2010038818A (ja) Ｉｃテスタ

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties