DE602004020887D1 - Test von ram addressdekodierern auf widerstandsbehaftete leiterunterbrechungen - Google Patents
Test von ram addressdekodierern auf widerstandsbehaftete leiterunterbrechungenInfo
- Publication number
- DE602004020887D1 DE602004020887D1 DE602004020887T DE602004020887T DE602004020887D1 DE 602004020887 D1 DE602004020887 D1 DE 602004020887D1 DE 602004020887 T DE602004020887 T DE 602004020887T DE 602004020887 T DE602004020887 T DE 602004020887T DE 602004020887 D1 DE602004020887 D1 DE 602004020887D1
- Authority
- DE
- Germany
- Prior art keywords
- same
- cluster
- rows
- tested
- remains
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015556 catabolic process Effects 0.000 title 1
- 230000006399 behavior Effects 0.000 abstract 2
- 230000007547 defect Effects 0.000 abstract 2
- 230000000694 effects Effects 0.000 abstract 1
- 239000011159 matrix material Substances 0.000 abstract 1
- 230000001235 sensitizing effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/10—Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03101470 | 2003-05-22 | ||
PCT/IB2004/050708 WO2004105045A1 (en) | 2003-05-22 | 2004-05-17 | Test of ram address decoder for resistive open defects |
Publications (1)
Publication Number | Publication Date |
---|---|
DE602004020887D1 true DE602004020887D1 (de) | 2009-06-10 |
Family
ID=33462201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602004020887T Expired - Lifetime DE602004020887D1 (de) | 2003-05-22 | 2004-05-17 | Test von ram addressdekodierern auf widerstandsbehaftete leiterunterbrechungen |
Country Status (9)
Country | Link |
---|---|
US (1) | US7689878B2 (de) |
EP (1) | EP1629506B1 (de) |
JP (1) | JP2007505440A (de) |
KR (1) | KR20060019553A (de) |
CN (1) | CN1791943B (de) |
AT (1) | ATE430365T1 (de) |
DE (1) | DE602004020887D1 (de) |
TW (1) | TW200511323A (de) |
WO (1) | WO2004105045A1 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7536610B2 (en) * | 2004-03-26 | 2009-05-19 | Koninklijke Philips Electronics N.V. | Method for detecting resistive-open defects in semiconductor memories |
JP4717027B2 (ja) * | 2006-05-02 | 2011-07-06 | 富士通株式会社 | 半導体集積回路、テストデータ生成装置およびlsi試験装置 |
JP5035663B2 (ja) * | 2006-11-06 | 2012-09-26 | 独立行政法人科学技術振興機構 | 診断装置、診断方法、その診断方法をコンピュータに実行させることが可能なプログラム、及びそのプログラムを記録した記録媒体 |
US8516315B2 (en) * | 2010-09-03 | 2013-08-20 | Stmicroelectronics International N.V. | Testing of non stuck-at faults in memory |
KR101811281B1 (ko) * | 2017-04-17 | 2017-12-22 | 고려대학교 산학협력단 | 층 교차 기반 3차원 터보 곱 코드의 복호 방법 및 그 장치 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4335459A (en) * | 1980-05-20 | 1982-06-15 | Miller Richard L | Single chip random access memory with increased yield and reliability |
US4872168A (en) * | 1986-10-02 | 1989-10-03 | American Telephone And Telegraph Company, At&T Bell Laboratories | Integrated circuit with memory self-test |
US5270975A (en) * | 1990-03-29 | 1993-12-14 | Texas Instruments Incorporated | Memory device having a non-uniform redundancy decoder arrangement |
US5392247A (en) * | 1991-09-19 | 1995-02-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including redundancy circuit |
WO1996015536A1 (en) * | 1994-11-09 | 1996-05-23 | Philips Electronics N.V. | A method of testing a memory address decoder and a fault-tolerant memory address decoder |
TW312763B (de) * | 1995-04-05 | 1997-08-11 | Siemens Ag | |
US6079037A (en) * | 1997-08-20 | 2000-06-20 | Micron Technology, Inc. | Method and apparatus for detecting intercell defects in a memory device |
JP3246449B2 (ja) * | 1998-08-27 | 2002-01-15 | 日本電気株式会社 | Rom内蔵マイコンのromテスト回路 |
JP3821621B2 (ja) * | 1999-11-09 | 2006-09-13 | 株式会社東芝 | 半導体集積回路 |
JP3866478B2 (ja) * | 2000-03-28 | 2007-01-10 | 株式会社東芝 | 半導体集積回路 |
US6442085B1 (en) * | 2000-10-02 | 2002-08-27 | International Business Machines Corporation | Self-Test pattern to detect stuck open faults |
JP2002358797A (ja) * | 2001-05-31 | 2002-12-13 | Nec Corp | 半導体集積回路 |
-
2004
- 2004-05-17 US US10/557,379 patent/US7689878B2/en not_active Expired - Fee Related
- 2004-05-17 AT AT04733411T patent/ATE430365T1/de not_active IP Right Cessation
- 2004-05-17 WO PCT/IB2004/050708 patent/WO2004105045A1/en active Application Filing
- 2004-05-17 KR KR1020057022366A patent/KR20060019553A/ko not_active Application Discontinuation
- 2004-05-17 DE DE602004020887T patent/DE602004020887D1/de not_active Expired - Lifetime
- 2004-05-17 EP EP04733411A patent/EP1629506B1/de not_active Expired - Lifetime
- 2004-05-17 CN CN2004800138209A patent/CN1791943B/zh not_active Expired - Fee Related
- 2004-05-17 JP JP2006530860A patent/JP2007505440A/ja active Pending
- 2004-05-19 TW TW093114112A patent/TW200511323A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
JP2007505440A (ja) | 2007-03-08 |
ATE430365T1 (de) | 2009-05-15 |
WO2004105045A1 (en) | 2004-12-02 |
KR20060019553A (ko) | 2006-03-03 |
EP1629506A1 (de) | 2006-03-01 |
US20070033453A1 (en) | 2007-02-08 |
TW200511323A (en) | 2005-03-16 |
CN1791943A (zh) | 2006-06-21 |
EP1629506B1 (de) | 2009-04-29 |
US7689878B2 (en) | 2010-03-30 |
CN1791943B (zh) | 2011-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20170186472A1 (en) | Adaptive Reference Scheme for Magnetic Memory Applications | |
ATE448548T1 (de) | Mehrspalten-adressierungsmodus-speichersystem mit einem integrierten schaltungsspeicherbaustein | |
KR970003252A (ko) | 불휘발성 반도체 메모리의 전압 센싱 방법 | |
US20070097760A1 (en) | Compact column redundancy CAM architecture for concurrent read and write operations in multi-segment memory arrays | |
TW200632912A (en) | Method and apparatus for address allotting and verification in a semiconductor device | |
TW200703622A (en) | Semiconductor storage apparatus | |
KR20140002928A (ko) | 셀 어레이 및 이를 포함하는 메모리 장치 | |
KR950024220A (ko) | 용장 회로 장치 | |
EP2610873A3 (de) | Quantifizierung der Lese-/Schreibbereiche von Speicherbitzellen | |
TW200620294A (en) | Memory circuit and method for evaluating a memory datum of a CBRAM resistance method cell | |
ATE431958T1 (de) | Speicherbaustein und verfahren zur bereitstellung eines auf einer mittleren schwelle basierenden auffrischmechanismus | |
KR960039014A (ko) | 블럭 단위로 스트레스 가능한 회로 | |
DE602004020887D1 (de) | Test von ram addressdekodierern auf widerstandsbehaftete leiterunterbrechungen | |
JP2005530299A5 (de) | ||
KR20150020055A (ko) | 메모리 디바이스에서의 메모리 액세스 제어 | |
KR940010113A (ko) | 반도체 메모리장치의 결함구제 회로 | |
TW200715285A (en) | An erase method to reduce erase time and to prevent over-erase | |
CN101592625B (zh) | 确定细胞膜电位的方法和装置 | |
ATE404975T1 (de) | Verfahren zum lesen von multibit rom-zellen | |
JPH01208795A (ja) | 半導体記憶装置 | |
CN104751900A (zh) | 一种或非型闪存中存储单元间串扰的测试方法 | |
KR930017042A (ko) | 병렬 검사 기능을 갖는 용장 메모리 셀을 구비한 반도체 메모리 장치 | |
CN105741874B (zh) | 用于快闪存储器的双位线读出电路和读出方法 | |
TW200504753A (en) | Clock synchronous type semiconductor memory device | |
ATE434822T1 (de) | System und verfahren zum prüfen einer datenspeichereinrichtung ohne enthüllung von speicherinhalt |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |