ATE321337T1 - Verfahren zur herstellung von speicherkondensatoren-kontaktöffnungen - Google Patents

Verfahren zur herstellung von speicherkondensatoren-kontaktöffnungen

Info

Publication number
ATE321337T1
ATE321337T1 AT00962009T AT00962009T ATE321337T1 AT E321337 T1 ATE321337 T1 AT E321337T1 AT 00962009 T AT00962009 T AT 00962009T AT 00962009 T AT00962009 T AT 00962009T AT E321337 T1 ATE321337 T1 AT E321337T1
Authority
AT
Austria
Prior art keywords
over
word lines
insulating material
lines
bit lines
Prior art date
Application number
AT00962009T
Other languages
English (en)
Inventor
Luan C Tran
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of ATE321337T1 publication Critical patent/ATE321337T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/06—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising selenium or tellurium in uncombined form other than as impurities in semiconductor bodies of other materials
    • H01L21/10—Preliminary treatment of the selenium or tellurium, its application to the foundation plate, or the subsequent treatment of the combination
    • H01L21/108—Provision of discrete insulating layers, i.e. non-genetic barrier layers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/24—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biotechnology (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Electric Double-Layer Capacitors Or The Like (AREA)
AT00962009T 1999-07-22 2000-07-24 Verfahren zur herstellung von speicherkondensatoren-kontaktöffnungen ATE321337T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/359,956 US6589876B1 (en) 1999-07-22 1999-07-22 Methods of forming conductive capacitor plugs, methods of forming capacitor contact openings, and methods of forming memory arrays

Publications (1)

Publication Number Publication Date
ATE321337T1 true ATE321337T1 (de) 2006-04-15

Family

ID=23415971

Family Applications (3)

Application Number Title Priority Date Filing Date
AT06004477T ATE433197T1 (de) 1999-07-22 2000-07-24 Verfahren zur herstellung von speicherkondensatorkontaktöffnungen
AT00962009T ATE321337T1 (de) 1999-07-22 2000-07-24 Verfahren zur herstellung von speicherkondensatoren-kontaktöffnungen
AT06004528T ATE387010T1 (de) 1999-07-22 2000-07-24 Verfahren zur herstellung von speicherarrays

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT06004477T ATE433197T1 (de) 1999-07-22 2000-07-24 Verfahren zur herstellung von speicherkondensatorkontaktöffnungen

Family Applications After (1)

Application Number Title Priority Date Filing Date
AT06004528T ATE387010T1 (de) 1999-07-22 2000-07-24 Verfahren zur herstellung von speicherarrays

Country Status (8)

Country Link
US (3) US6589876B1 (de)
EP (4) EP1277209B1 (de)
JP (1) JP2003529915A (de)
KR (1) KR100473910B1 (de)
AT (3) ATE433197T1 (de)
AU (1) AU7387900A (de)
DE (4) DE60038135T2 (de)
WO (1) WO2001008159A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6232168B1 (en) 2000-08-25 2001-05-15 Micron Technology, Inc. Memory circuitry and method of forming memory circuitry
US6921692B2 (en) * 2003-07-07 2005-07-26 Micron Technology, Inc. Methods of forming memory circuitry
US8022468B1 (en) * 2005-03-29 2011-09-20 Spansion Llc Ultraviolet radiation blocking interlayer dielectric
JP2012204560A (ja) * 2011-03-25 2012-10-22 Elpida Memory Inc 半導体装置及びその製造方法

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5384287A (en) 1991-12-13 1995-01-24 Nec Corporation Method of forming a semiconductor device having self-aligned contact holes
JP3010945B2 (ja) 1991-12-13 2000-02-21 日本電気株式会社 セルフアライン・コンタクト孔の形成方法
US5296400A (en) * 1991-12-14 1994-03-22 Hyundai Electronics Industries Co., Ltd. Method of manufacturing a contact of a highly integrated semiconductor device
KR950000660B1 (ko) 1992-02-29 1995-01-27 현대전자산업 주식회사 고집적 소자용 미세콘택 형성방법
JP2522616B2 (ja) 1992-03-24 1996-08-07 株式会社東芝 半導体装置の製造方法
US5356834A (en) 1992-03-24 1994-10-18 Kabushiki Kaisha Toshiba Method of forming contact windows in semiconductor devices
US5383088A (en) 1993-08-09 1995-01-17 International Business Machines Corporation Storage capacitor with a conducting oxide electrode for metal-oxide dielectrics
JPH07142597A (ja) 1993-11-12 1995-06-02 Mitsubishi Electric Corp 半導体記憶装置およびその製造方法
JP3571088B2 (ja) 1994-10-25 2004-09-29 沖電気工業株式会社 Ｄｒａｍセルコンタクトの構造及びその形成方法
US5488011A (en) 1994-11-08 1996-01-30 Micron Technology, Inc. Method of forming contact areas between vertical conductors
KR0140657B1 (ko) 1994-12-31 1998-06-01 김주용 반도체 소자의 제조방법
JP3623834B2 (ja) 1995-01-31 2005-02-23 富士通株式会社 半導体記憶装置及びその製造方法
US5604147A (en) * 1995-05-12 1997-02-18 Micron Technology, Inc. Method of forming a cylindrical container stacked capacitor
JPH0974174A (ja) 1995-09-01 1997-03-18 Texas Instr Japan Ltd 半導体装置及びその製造方法
KR0155886B1 (ko) 1995-09-19 1998-10-15 김광호 고집적 dram 셀의 제조방법
JP3703885B2 (ja) 1995-09-29 2005-10-05 株式会社東芝 半導体記憶装置とその製造方法
JPH09307076A (ja) * 1996-05-16 1997-11-28 Nec Corp 半導体装置の製造方法
US5721154A (en) * 1996-06-18 1998-02-24 Vanguard International Semiconductor Method for fabricating a four fin capacitor structure
US5789289A (en) 1996-06-18 1998-08-04 Vanguard International Semiconductor Corporation Method for fabricating vertical fin capacitor structures
US5670404A (en) * 1996-06-21 1997-09-23 Industrial Technology Research Institute Method for making self-aligned bit line contacts on a DRAM circuit having a planarized insulating layer
US5706164A (en) 1996-07-17 1998-01-06 Vangaurd International Semiconductor Corporation Method of fabricating high density integrated circuits, containing stacked capacitor DRAM devices, using elevated trench isolation and isolation spacers
US5792687A (en) * 1996-08-01 1998-08-11 Vanguard International Semiconductor Corporation Method for fabricating high density integrated circuits using oxide and polysilicon spacers
US5688713A (en) 1996-08-26 1997-11-18 Vanguard International Semiconductor Corporation Method of manufacturing a DRAM cell having a double-crown capacitor using polysilicon and nitride spacers
US5748521A (en) * 1996-11-06 1998-05-05 Samsung Electronics Co., Ltd. Metal plug capacitor structures for integrated circuit devices and related methods
US5780338A (en) 1997-04-11 1998-07-14 Vanguard International Semiconductor Corporation Method for manufacturing crown-shaped capacitors for dynamic random access memory integrated circuits
JPH10289986A (ja) 1997-04-15 1998-10-27 Fujitsu Ltd 半導体装置およびその製造方法
US6060351A (en) 1997-12-24 2000-05-09 Micron Technology, Inc. Process for forming capacitor over bit line memory cell
US6200199B1 (en) 1998-03-31 2001-03-13 Applied Materials, Inc. Chemical mechanical polishing conditioner
JP3500063B2 (ja) 1998-04-23 2004-02-23 信越半導体株式会社 剥離ウエーハを再利用する方法および再利用に供されるシリコンウエーハ
US5837577A (en) 1998-04-24 1998-11-17 Vanguard International Semiconductor Corporation Method for making self-aligned node contacts to bit lines for capacitor-over-bit-line structures on dynamic random access memory (DRAM) devices
US5918120A (en) * 1998-07-24 1999-06-29 Taiwan Semiconductor Manufacturing Company, Ltd. Method for fabricating capacitor-over-bit line (COB) dynamic random access memory (DRAM) using tungsten landing plug contacts and Ti/TiN bit lines
US6458649B1 (en) 1999-07-22 2002-10-01 Micron Technology, Inc. Methods of forming capacitor-over-bit line memory cells

Also Published As

Publication number Publication date
DE60026860T2 (de) 2007-03-15
KR20020085866A (ko) 2002-11-16
DE60038135D1 (de) 2008-04-03
EP1662561A2 (de) 2006-05-31
EP1662561B1 (de) 2009-06-03
EP1662562A3 (de) 2006-06-28
EP1662563A2 (de) 2006-05-31
EP1662561A3 (de) 2006-06-28
AU7387900A (en) 2001-02-13
EP1662563A3 (de) 2006-06-28
DE60042347D1 (de) 2009-07-16
US6964910B2 (en) 2005-11-15
US6589876B1 (en) 2003-07-08
EP1662563B1 (de) 2008-02-20
KR100473910B1 (ko) 2005-03-10
EP1662562A2 (de) 2006-05-31
US20040097085A1 (en) 2004-05-20
ATE433197T1 (de) 2009-06-15
JP2003529915A (ja) 2003-10-07
WO2001008159A3 (en) 2002-11-07
DE60026860D1 (de) 2006-05-11
WO2001008159A2 (en) 2001-02-01
EP1277209B1 (de) 2006-03-22
ATE387010T1 (de) 2008-03-15
DE60038135T2 (de) 2009-02-12
US7449390B2 (en) 2008-11-11
EP1277209A2 (de) 2003-01-22
DE10084848T1 (de) 2002-08-29
US20050213369A1 (en) 2005-09-29

Similar Documents

Publication Publication Date Title
AU2002367718A8 (en) Molehole embedded 3-d crossbar architecture used in electrochemical molecular memory device
WO2001084553A3 (en) Three-dimensional memory array and method of fabrication
DE69636808D1 (de) Herstellungsverfahren von Stützen in einer isolierenden Schicht auf einem Halbleiterwafer
DE69625680T2 (de) Herstellung von elektrischen anordnungen aus dünnschicht - schaltungen auf einem organischen substrat
AU2003239168A1 (en) Method of forming mram devices
ATE213873T1 (de) Halbleiter-speichervorrichtung unter verwendung eines ferroelektrischen dielektrikums und verfahren zur herstellung
DE3870312D1 (de) Verfahren zur herstellung von grabenzellenkapazitaeten auf einem halbleitersubstrat.
WO2001026139A3 (en) Dram bit lines and support circuitry contacting scheme
WO1997049134A3 (en) Soi-transistor circuitry employing soi-transistors and method of manufacture thereof
ATE433197T1 (de) Verfahren zur herstellung von speicherkondensatorkontaktöffnungen
ATE176085T1 (de) Herstellverfahren für ein selbstjustiertes kontaktloch und halbleiterstruktur
DE3884679D1 (de) Niederschlagung von amorphen Silizium zur Herstellung dielektrischer Zwischenschichten für halbleiter Speicherzellen.
DE69621003D1 (de) Dram-bitleitungskontakt und verfahren zur herstellung eines solchen kontaktes
ATE392713T1 (de) Verfahren zur herstellung von kondensator-über- bitleitung-speicherzellen
DE59506590D1 (de) Halbleiteranordnung mit selbstjustierten Kontakten und Verfahren zu ihrer Herstellung
EP0905778A3 (de) Verbesserte Mehrlagenleitungsstruktur und Verfahren dafür
FR2811473B1 (fr) Procede de realisation de regions isolantes profondes et peu profondes d'un circuit integre, et circuit integre correspondant
WO2001041186A3 (de) Dreitransistor-dram-zelle und dazugehöriges herstellungsverfahren
TW337582B (en) Split-gate type transistor
JPS647538A (en) Manufacture of wiring structure of lsi
TW337604B (en) Flash memory structure with self-aligning floating gate and process of producing the same
DE69633242D1 (de) Selbstjustiertes Ätzverfahren zur Verwirklichung der Wortleitungen integrierter Halbleiterspeicherbauelemente
KR960043190A (ko) 반도체장치의 커패시터 제조방법
TW288163B (en) Method of forming dynamic random access memory with multi-pillar-shaped capacitor
KR980006331A (ko) 반도체 소자의 커패시터 형성방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties