WO2020182000A1 - Unité de registre à décalage, circuit de commande de grille et appareil d'affichage - Google Patents

Unité de registre à décalage, circuit de commande de grille et appareil d'affichage Download PDF

Info

Publication number
WO2020182000A1
WO2020182000A1 PCT/CN2020/077220 CN2020077220W WO2020182000A1 WO 2020182000 A1 WO2020182000 A1 WO 2020182000A1 CN 2020077220 W CN2020077220 W CN 2020077220W WO 2020182000 A1 WO2020182000 A1 WO 2020182000A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
electrode
substrate
charging
shift register
Prior art date
Application number
PCT/CN2020/077220
Other languages
English (en)
Chinese (zh)
Inventor
冯雪欢
李永谦
Original Assignee
京东方科技集团股份有限公司
合肥京东方卓印科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 合肥京东方卓印科技有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2020182000A1 publication Critical patent/WO2020182000A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit

Definitions

  • the present disclosure relates to the field of display technology, in particular to a shift register unit, a gate driving circuit and a display device.
  • the array substrate gate drive circuit (Gate Drive On Array (GOA) is formed at the frame of the display panel to provide gate drive signals to each pixel row.
  • GOA includes a plurality of cascaded shift register units, and each shift register unit is used to drive a pixel row. The size of the shift register unit in the pixel row arrangement direction is limited by the pixel size.
  • the present disclosure proposes a shift register unit, a gate driving circuit and a display device.
  • a shift register unit includes a substrate, and a first charging transistor, a first discharging transistor, and a first storage capacitor provided on the substrate.
  • the channel aspect ratio of the first discharge transistor is smaller than the channel aspect ratio of the first charge transistor.
  • the substrate includes a first rectangular area having a length in a first direction and a width in a second direction perpendicular to the first direction.
  • the orthographic projection of the first discharge transistor on the substrate and the orthographic projection of the first storage capacitor on the substrate are arranged in the first rectangular area along the first direction, and the first discharge transistor and the first storage
  • the orthographic projection of the capacitor on the substrate and the orthographic projection of the first charging transistor on the substrate are arranged in the first rectangular area along the second direction.
  • the orthographic projections of the first discharge transistor and the first charge transistor on the substrate partially overlap in the first rectangular area.
  • the channel of the first discharge transistor is a strip structure extending along the first direction.
  • the channel of the first charging transistor is a strip structure extending along the first direction.
  • the channel of the first charging transistor is an interdigital structure including a plurality of strip-shaped structures extending along the first direction.
  • the first direction is an arrangement direction of pixels in a pixel row used for driving by the shift register unit
  • the second direction is perpendicular to the arrangement direction
  • the width of the first rectangular area is Equal to the width of the pixels in the pixel row in the second direction.
  • one of the first electrode and the second electrode of the first discharging transistor is multiplexed as a part of one of the first electrode and the second electrode of the first charging transistor.
  • the shift register unit further includes a charging node, a first output signal terminal, a first charging signal terminal, and a first discharging signal terminal.
  • the control electrode of the first charging transistor is electrically connected to the charging node, the first electrode of the first charging transistor is electrically connected to the first charging signal terminal, and the second electrode of the first charging transistor is electrically connected to the first output signal terminal.
  • the transistor is configured to transmit the first charging signal from the first charging signal terminal to the first output signal terminal under the control of the voltage of the charging node.
  • the control electrode of the first discharge transistor is electrically connected to the discharge node, the first electrode of the first discharge transistor is electrically connected to the first discharge signal terminal, and the second electrode of the first discharge transistor is electrically connected to the first output signal terminal.
  • the transistor is configured to transmit the first discharge signal from the first discharge signal terminal to the first output signal terminal under the control of the voltage of the discharge node.
  • the first terminal of the first storage capacitor is electrically connected to the charging node, and the second terminal of the first storage capacitor is electrically connected to the first output signal terminal.
  • the shift register unit further includes a first additional discharge transistor.
  • the orthographic projection of the first additional discharge transistor on the substrate and the orthographic projection of the first discharge transistor on the substrate are arranged in the first rectangular area along the second direction.
  • the first discharge transistor and the first additional The orthographic projection of the discharge transistor on the substrate and the orthographic projection of the first storage capacitor on the substrate are arranged in the first rectangular area along the first direction, and the first discharge transistor and the first additional discharge transistor And the orthographic projection of the first storage capacitor on the substrate and the orthographic projection of the first charging transistor on the substrate are arranged in the first rectangular area along the second direction.
  • the orthographic projections of the first discharge transistor, the first additional discharge transistor, and the first charge transistor on the substrate partially overlap in the first rectangular area.
  • the channel of the first additional discharge transistor is a strip structure extending along the first direction.
  • one of the first pole and the second pole of the first additional discharge transistor is multiplexed as one of the first pole and the second pole of the first discharge transistor.
  • the other of the first electrode and the second electrode of the first discharging transistor is multiplexed as a part of one of the first electrode and the second electrode of the first charging transistor.
  • the shift register unit further includes an additional discharge node and a first additional discharge signal terminal.
  • the control electrode of the first additional discharge transistor is electrically connected to the additional discharge node
  • the first electrode of the first additional discharge transistor is electrically connected to the first additional discharge signal terminal
  • the second electrode of the first additional discharge transistor is electrically connected to the first output signal terminal.
  • the first additional discharge transistor is configured to transmit the first additional discharge signal from the first additional discharge signal terminal to the first output signal terminal under the control of the voltage of the additional discharge node.
  • the shift register unit further includes a second charging transistor, a second discharging transistor, and a second storage capacitor disposed on the substrate.
  • the channel aspect ratio of the second discharge transistor is smaller than the channel aspect ratio of the second charge transistor.
  • the substrate further includes a second rectangular area, the second rectangular area and the first rectangular area have a common side, and the first rectangular area and the second rectangular area are mirror-symmetrical with respect to the common side.
  • the arrangement of the second charging transistor, the second discharging transistor, and the second storage capacitor in the second rectangular area is relative to the arrangement of the first charging transistor, the first discharging transistor, and the first storage capacitor in the first rectangular area.
  • the edges are mirror-symmetrical.
  • a gate driving circuit includes a plurality of cascaded shift register units according to any one of the above embodiments.
  • a display device includes the gate driving circuit according to any one of the above embodiments.
  • Fig. 1A shows a schematic circuit diagram of a single thin film transistor.
  • FIG. 1B shows a schematic layered structure diagram of a thin film transistor.
  • Figure 1C shows a schematic layout of a thin film transistor.
  • FIG. 1D shows another schematic layout of a thin film transistor.
  • Fig. 2A shows a schematic circuit diagram of a shift register unit according to an embodiment of the present disclosure.
  • FIG. 2B shows a schematic component layout of the output sub-circuit of the shift register unit shown in FIG. 2A.
  • FIG. 2C shows another schematic element layout of the output sub-circuit of the shift register unit shown in FIG. 2A.
  • Fig. 2D shows a schematic layout of the output sub-circuit under the component layout shown in Fig. 2C.
  • Fig. 3A shows a schematic circuit diagram of an output sub-circuit of a shift register unit according to another embodiment of the present disclosure.
  • FIG. 3B shows a schematic element layout of the output sub-circuit of the shift register unit shown in FIG. 3A.
  • FIG. 3C shows a schematic layout of the output sub-circuit under the component layout shown in FIG. 3B.
  • FIG. 4A shows a schematic circuit diagram of a first output sub-circuit and a second output sub-circuit of a shift register unit according to another embodiment of the present disclosure.
  • FIG. 4B shows a schematic element layout of the first output sub-circuit and the second output sub-circuit shown in FIG. 4A.
  • Fig. 4C shows a schematic layout of the first output sub-circuit and the second output sub-circuit in the layout shown in Fig. 4B.
  • FIG. 5 shows a schematic diagram of a display device according to an embodiment of the present disclosure.
  • connection can refer to two components directly connected or electrically connected, or can refer to two components being connected or connected via one or more other components. Electric connection. In addition, these two components can be connected or electrically connected in a wired or wireless manner.
  • the transistors used in the embodiments of the present disclosure may all be thin film transistors or field effect transistors or other devices with the same characteristics. According to the role in the circuit, the transistors used in the embodiments of the present disclosure are mainly switching transistors.
  • the transistor used in the present disclosure includes a "control electrode", a "first electrode” and a "second electrode".
  • the control electrode refers to the gate of the thin film transistor
  • the first electrode refers to one of the source and drain of the thin film transistor
  • the second electrode refers to the source and drain of the thin film transistor.
  • the source and drain of the thin film transistor used here are symmetrical, the source and drain can be interchanged.
  • an N-type thin film transistor is used as an example for description.
  • P-type thin film transistors can also be used to implement the technical solutions of the present disclosure.
  • the term “pull-up” is used to define transistors, nodes, signal terminals, etc. (for example, upper Pull-down transistor), the term “pull-down” is used to define transistors, nodes, signal terminals, etc. (for example, pull-down transistors) used to provide a constant low level signal to the output signal terminal.
  • pull-down transistors used to provide a constant low level signal to the output signal terminal.
  • FIG. 1A shows a schematic circuit diagram of a single thin film transistor T1.
  • control pole of T1 is connected to the control signal terminal CON, the first pole is connected to the input signal terminal IN, and the second pole is connected to the output signal terminal OUT.
  • T1 transmits the signal from the input signal terminal IN to the output signal terminal OUT under the control of the control signal from the control signal terminal CON.
  • FIG. 1B shows a schematic hierarchical structure diagram of T1.
  • the substrate 110, the interlayer dielectric layer 130 and the cover layer 140 are sequentially stacked.
  • T1 (as indicated by the dashed frame) is formed in this laminated structure, so this laminated structure can be called an array substrate.
  • FIG. 1B is only an exemplary laminated structure. In other embodiments, some layers in the structure shown in FIG. 1B may be removed, or new layers may be added, which is not limited in the present disclosure.
  • the specific structure of T1 includes an active layer formed on the substrate 110, and the active layer includes a channel 131 and doped regions 132 located on both sides of the channel 131.
  • a gate insulating layer 133 is formed on the active layer, and a gate 134 is formed on the gate insulating layer 133, both of which are covered on the active layer by the interlayer dielectric layer 130.
  • the orthographic projection of the channel 131 of the active layer on the substrate 110 corresponds to the orthographic projection of the gate 134 on the substrate 110.
  • the interlayer dielectric layer 130 also has a through hole at a position above the doped region 132, and a first electrode 135 and a second electrode 136 are formed in the through hole.
  • the first pole 135 and the second pole 136 are respectively electrically connected to the doped regions 132 on both sides of the channel 131.
  • the transistor T1 is exemplified as having a top gate structure, but it should be understood that in other embodiments, the transistor T1 may also have a bottom gate structure or other suitable structures, neither It will affect the implementation of the embodiments of the present disclosure.
  • the thin film transistor T1 when the thin film transistor T1 is turned on, a current will be generated along the direction in which the channel 131 in FIG. 1B extends (ie, the y direction in FIG. 1B).
  • the distance that electrons must move is defined as the channel length of the transistor T1 (ie The length of the channel 131), this direction is also referred to as the length direction of the transistor T1.
  • FIG. 1C shows a schematic layout of T1.
  • the structure of the thin film transistor T1 is indicated by the channel 131, the first electrode 135 and the second electrode 136.
  • FIG. 1C also shows a plurality of contact holes by black squares, so that the first pole 135 and the second pole 136 can be electrically connected to other layers.
  • the first pole 135 is electrically connected to the input signal terminal IN through the contact hole
  • the second pole 136 is electrically connected to the output signal terminal OUT through the contact hole.
  • the channel 131 is also electrically connected to the control signal terminal CON.
  • the dimension of the channel 131 in the x direction perpendicular to the y direction is called the channel width of the transistor T1, and this direction is also called the width direction of the transistor T1.
  • the ratio of the channel width to the channel length is the channel width to length ratio of the transistor T1.
  • the channel of the transistor T1 has a single stripe structure along the x direction.
  • the transistor T1 can be implemented in other layout structures.
  • FIG. 1D shows a layout of a thin film transistor T1 having an interdigital structure according to another embodiment.
  • the first pole 135, the second pole 136 and the channel 131 of T1 each have an interdigital structure.
  • the first pole 135 includes two fingers
  • the second pole 136 includes two fingers
  • the channel 131 includes three fingers. Among them, each finger extends along the x direction.
  • the channel width of the thin film transistor T1 shown in FIG. 1D is three times the channel width of the thin film transistor T1 shown in FIG. 1C.
  • FIG. 2A shows a schematic circuit diagram of a shift register unit 200 according to an embodiment of the present disclosure. It should be understood that the circuit structure in FIG. 2A is only an example, and in other embodiments of the present disclosure, the shift register unit may have any suitable structure. The present disclosure focuses on the structure of the output sub-circuit 210 of the shift register unit 200.
  • the output sub-circuit 210 shown in FIG. 2A includes a first pull-up transistor Tu1, a first pull-down transistor Td1, and a first storage capacitor C1. Generally, the channel width to length ratio of the first pull-up transistor Tu1 is often much larger than that of the first pull-down transistor Td1.
  • the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 are sequentially arranged on the substrate along the direction in which the pixel rows on the panel extend.
  • the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 are sequentially arranged in the x direction, and the size of each element in the y direction is limited by the pixel size.
  • the x direction corresponds to the arrangement direction of the pixels in the pixel rows on the panel
  • the y direction is perpendicular to the arrangement direction of the pixels in the pixel rows.
  • the so-called pixel size refers to the width of the pixels in the pixel row in the y direction.
  • each element of the output sub-circuit 210 covers a smaller length in the x direction (the shift register unit is located in the frame area of the panel). Therefore, the panel space utilization rate of the output sub-circuit 210 should be optimized as much as possible, that is, the area of the panel covered by the output sub-circuit 210 where no components are arranged should be reduced. In the component layout shown in FIG. 2B, in order to achieve higher space utilization, each component needs to cover the pixel size in the y direction.
  • first pull-up transistor Tu1 and the first pull-down transistor Td1 are implemented as an interdigital structure with multiple fingers, where each finger extends in the x direction, and the multiple fingers in each finger structure Arrange along the y direction and cover the pixel size.
  • the first pull-down transistor Td1 with a relatively small channel width and length, in order to ensure the stability of the transistor performance, it is often undesirable to implement it as an interdigital structure with multiple short fingers, which results in the first pull-down transistor
  • the regional space of Td1 cannot be fully utilized; on the other hand, for each transistor, the more the number of fingers in the finger structure, the shorter the length of each finger, which is not conducive to the heat dissipation of the transistor.
  • FIG. 2C shows another schematic component layout of the output sub-circuit 210 of the shift register unit 200 shown in FIG. 2A.
  • the difference between the component layout in FIG. 2B is that the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 in FIG. 2C are not arranged in sequence along the x direction.
  • the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 in the output sub-circuit 210 are arranged in the first rectangular area 220 on the substrate.
  • the first pull-down transistor Td1 and the first storage capacitor C1 are arranged along the x direction, and the entirety of the first pull-down transistor Td1 and the first storage capacitor C1 and the first pull-up transistor Tu1 are along the y direction.
  • the range of each of the first pull-up transistor Tu1 and the first pull-down transistor Td1 is elongated, which not only improves the space utilization of the first pull-down transistor Td1, but also improves the first pull-up transistor Tu1 and the first pull-up transistor Td1.
  • FIG. 2C shows the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 as non-overlapping blocks, this is to clearly illustrate the first pull-up transistor Tu1, the The positional relationship between the pull-down transistor Td1 and the first storage capacitor C1 in the first rectangular area 220 is not a specific layout. Regarding the layout of the output sub-circuit, the following will further describe in detail with reference to FIG. 2D.
  • FIG. 2D shows a schematic layout of the output sub-circuit 210 in the component layout shown in FIG. 2C.
  • the orthographic projection of the first pull-down transistor Td1 on the substrate and the orthographic projection of the first storage capacitor C1 on the substrate are arranged in the first rectangular area 220 along the x direction, and the first pull-down transistor
  • the orthographic projection of Td1 and the first storage capacitor C1 on the substrate and the orthographic projection of the first pull-up transistor Tu1 on the substrate are arranged in the first rectangular area 220 along the y direction.
  • the orthographic projections of the first pull-up transistor Tu1 and the first pull-down transistor Td1 on the substrate partially overlap in the first rectangular area 220, so that the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1
  • the first rectangular area 220 is tightly covered.
  • the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 closely cover the first rectangular area 220" here does not mean that the first pull-up transistor Tu1, the first pull-down transistor Td1 and the first storage capacitor C1 are seamlessly arranged on the first rectangular area 220, but refer to the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first storage capacitor C1 when the process and structure allow The bottom is as close as possible to each other in the first rectangular area 220 without intentionally leaving blank areas on the first rectangular area 220. In fact, as shown in FIG.
  • the first pull-up transistor Tu1, the first pull-down transistor Td1 and the first storage capacitor C1 also need to be provided with connection lines for electrical connection.
  • “Tightly covering” does not mean that no space is provided for the connection line, but it means that the first pull-up transistor Tu1, the first pull-down transistor Td1, and the A storage capacitor C1 occupies the largest area of the first rectangular area 220 as much as possible.
  • the "tight coverage” in the following should also be understood similarly, and will not be repeated.
  • one of the first electrode and the second electrode of the first pull-down transistor Td1 that is, the electrode of the first pull-down transistor Td1 closer to the bottom in FIG. 2D
  • the first upper A part of one of the first pole and the second pole of the pull-up transistor Tu1 ie, the electrode closer to the upper side of the first pull-up transistor Tu1 in FIG. 2D
  • this multiplexing The electrode structure of is shown by the overlapping part of the dashed frame representing Td1 and the dashed frame representing Tu1.
  • the channel aspect ratio of the first pull-down transistor Td1 is much smaller than that of the first pull-up transistor Tu1, it is implemented as a single finger similar to the structure in FIG. 1C.
  • the first pull-up transistor Tu1 with a relatively large channel width and length is implemented as an interdigital structure similar to the structure in FIG. 1D, wherein the channel of the first pull-up transistor Tu1 includes a plurality of channels along the first direction.
  • An extended strip structure ie, interdigital
  • each interdigital is connected to the pull-up node PU.
  • the first pull-up transistor Tu1 can also be implemented as a single-finger structure.
  • the first pull-down transistor Td1 and the partially multiplexed electrode of the first pull-up transistor Tu1 are electrically connected to the first output signal terminal OUT1.
  • the other electrode of the first and second electrodes of the first pull-down transistor Td1 is electrically connected to the pull-down signal terminal (ie, VSS) (in other embodiments, it may be connected to another pull-down signal terminal different from VSS).
  • the other electrode of the first pole and the second pole of the first pull-up transistor Tu1 is electrically connected to the first pull-up signal terminal (ie, CLK1).
  • One end of the first storage capacitor C1 is electrically connected to the pull-up node PU, and the other end of the first storage capacitor C1 is electrically connected to the first output signal terminal OUT1.
  • the size of the first storage capacitor C1 can be adjusted according to various factors such as the area of the orthographic projection of C1 on the substrate, the material used for making C1, and the distance between the layers.
  • FIG. 2D is only to illustrate the exemplary positional relationship between the various elements in the embodiments of the present disclosure, and the wiring connection positions between each element and each signal terminal are exemplary, and are not used to compare the present disclosure. The scope of the embodiment is limited.
  • FIG. 3A shows a schematic circuit diagram of the output sub-circuit 310 of the shift register unit according to another embodiment of the present disclosure.
  • the output sub-circuit 310 in FIG. 3A further includes a first additional pull-down transistor Tda1.
  • the channel width-to-length ratio of Tda1 is the same as or close to that of Td1.
  • the control electrode of the first additional pull-down transistor Tda1 is electrically connected to the additional pull-down node PDa, and the first electrode is electrically connected to the pull-down signal terminal VSS (in other embodiments, it may also be connected to other pull-downs different from VSS).
  • Signal terminal the second pole is electrically connected to the first output signal terminal OUT1.
  • the first additional pull-down transistor Tda1 is configured to transmit the signal from the first pull-down signal terminal VSS to the first output signal terminal OUT1 under the control of the voltage of the additional pull-down node PDa.
  • FIG. 3B shows a schematic element layout of the output sub-circuit 310 shown in FIG. 3A.
  • the first pull-up transistor Tu1, the first pull-down transistor Td1, the first additional pull-down transistor Tda1, and the first storage capacitor C1 in the output sub-circuit 310 are arranged in the first rectangular area 320 on the substrate.
  • the orthographic projection of the first additional pull-down transistor Tda1 on the substrate and the orthographic projection of the first pull-down transistor Td1 on the substrate are arranged in the first rectangular area 320 along the y direction. Furthermore, the orthographic projection of the first pull-down transistor Td1 and the first additional pull-down transistor Tda1 on the substrate and the orthographic projection of the first storage capacitor C1 on the substrate are arranged in the first rectangular area 320 along the x direction. In addition, the orthographic projection of the first pull-down transistor Td1, the first additional pull-down transistor Tda1, and the first storage capacitor C1 on the substrate and the orthographic projection of the first pull-up transistor Tu1 on the substrate are arranged in the first rectangle along the y direction. In area 320.
  • FIG. 3B shows the first pull-up transistor Tu1, the first pull-down transistor Td1, the first additional pull-down transistor Tda1, and the first storage capacitor C1 as non-overlapping blocks, this is to clearly illustrate the first The positional relationship of the pull-up transistor Tu1, the first pull-down transistor Td1, the first additional pull-down transistor Tda1, and the first storage capacitor C1 in the first rectangular area 220 is not a specific layout. Regarding the layout of the output sub-circuit, the following will further describe in detail with reference to FIG. 3C.
  • FIG. 3C shows a schematic layout under the component layout shown in FIG. 3B.
  • the orthographic projections of the first pull-up transistor Tu1, the first pull-down transistor Td1, and the first additional pull-down transistor Tda1 on the substrate partially overlap in the first rectangular region 320, so that the first pull-up transistor Tu1, the first pull-down transistor Td1, the first additional pull-down transistor Tda1, and the first storage capacitor C1 closely cover the first rectangular area 320.
  • one of the first pole and the second pole of the first additional pull-down transistor Tda1 is One of the first electrode and the second electrode of the pull-down transistor Td1 (ie, the electrode closer to the upper side of the first pull-down transistor Td1 in FIG. 3C) multiplexes the same electrode structure.
  • this multiplexed electrode structure is shown by the overlapping part of the dashed frame representing Tda1 and the dashed frame representing Td1.
  • the other electrode of the first and second electrodes of the first pull-down transistor Td1 ie, the electrode of the first pull-down transistor Td1 closer to the bottom in FIG. 3C
  • the same electrode structure is reused with a part of one of the second electrodes (ie, the electrode of the first pull-up transistor Tu1 closer to the upper side in FIG. 3C).
  • this multiplexed electrode structure is shown by the overlapping part of the dashed frame representing Td1 and the dashed frame representing Tu1.
  • the two are implemented as a single Refers to a structure, where the channel of the first additional pull-down transistor Tda1 is a strip structure along the x direction, one end of which is connected to the additional pull-down node PDa; the channel of the first pull-down transistor Td1 is a strip structure along the x direction, One end is connected to the pull-down node PD.
  • the first pull-up transistor Tu1 with a relatively large channel width and length is implemented as an interdigitated structure, wherein the channel of the first pull-up transistor Tu1 includes a plurality of strip-shaped structures extending in the first direction (ie, crossed Finger), each finger is connected to the pull-up node PU. It should be understood that in other embodiments, the first pull-up transistor Tu1 can also be implemented as a single-finger structure.
  • the first additional pull-down transistor Tda1 and the multiplexed electrode in the first pull-down transistor Td1 are electrically connected to the pull-down signal terminal VSS.
  • the other of the first pole and the second pole of the first additional pull-down transistor Tda1 is connected to the first output signal terminal OUT1.
  • the first pull-down transistor Td1 and the partially multiplexed electrode of the first pull-up transistor Tu1 are electrically connected to the first output signal terminal OUT1.
  • the other electrode of the first electrode and the second electrode of the first pull-down transistor Td1 is electrically connected to the pull-down signal terminal VSS.
  • the other electrode of the first pole and the second pole of the first pull-up transistor Tu1 is electrically connected to the first pull-up signal terminal CLK1.
  • One end of the first storage capacitor C1 is electrically connected to the pull-up node PU, and the other end of the first storage capacitor C1 is electrically connected to the first output signal terminal OUT1.
  • the size of the first storage capacitor C1 can be adjusted according to various factors such as the area of the orthographic projection of C1 on the substrate, the material used for making C1, and the distance between the layers.
  • FIG. 3C is only to illustrate the exemplary positional relationship between the various elements in the embodiments of the present disclosure, and the wiring connection positions between each element and each signal terminal are exemplary, and are not used for comparison of the present disclosure. The scope of the embodiment is limited.
  • the fourth A shows a schematic circuit diagram of the first output sub-circuit 410 and the second output sub-circuit 420 of the shift register unit according to another embodiment of the present disclosure.
  • the first output sub-circuit 410 is the same as the output sub-circuit 210 shown in FIG. 2A.
  • the second output sub-circuit 420 and the first output sub-circuit 410 have the same circuit structure.
  • the second output sub-circuit 420 includes a second pull-up transistor Tu2, a second pull-down transistor Td2, and a second storage capacitor C2 provided on the substrate.
  • the second pull-up transistor Tu2, the second pull-down transistor Td2, and the second storage capacitor C2 in the second output sub-circuit 420 respectively correspond to the first pull-up transistor Tu1 and the first pull-down transistor Td1 in the first output sub-circuit 420. And the first storage capacitor C1.
  • FIG. 4B shows a schematic element layout of the first output sub-circuit 410 and the second output sub-circuit 420 shown in FIG. 4A.
  • the substrate includes a first rectangular area 430 and a second rectangular area 440.
  • the second rectangular area 440 and the first rectangular area 430 have a common side, and the first rectangular area 430 and the second rectangular area 440 are mirror-symmetrical with respect to the common side.
  • the first output sub-circuit 410 is arranged in the first rectangular area 430 and the second output sub-circuit 420 is arranged in the second rectangular area 440.
  • the arrangement of the first output sub-circuit 410 in the first rectangular area 430 is the same as the arrangement of the output sub-circuit 210 in the first rectangular area 220 in FIG. 2C, which will not be repeated here.
  • the arrangement of the second output sub-circuit 420 in the second rectangular area 440 and the arrangement of the first output sub-circuit 410 in the first rectangular area 430 are mirror-symmetrical with respect to the common side.
  • FIG. 4C shows a schematic layout of the first output sub-circuit 410 and the second output sub-circuit 420 in the component layout shown in FIG. 4B.
  • the layout of the first output sub-circuit 410 is the same as the layout of the output sub-circuit 210 in FIG. 2D, and the layout of the second output sub-circuit 420 and the layout of the first output sub-circuit 410 are mirror-symmetrical. Therefore, the above explanation and description of the output sub-circuit 210 with reference to FIG. 2D are also adaptively used here, and will not be repeated.
  • the present disclosure also proposes a gate drive circuit including a plurality of shift register units according to embodiments of the present disclosure.
  • Each shift register unit may include the output sub-circuit 210 described with reference to FIGS. 2A, 2C, and 2D or the output sub-circuit 310 described with reference to FIGS. 3A, 3B, and 3C, or may include the first output circuit described with reference to FIGS.
  • the output sub-circuit 410 and the second output sub-circuit 420 may include the first output circuit described with reference to FIGS.
  • Fig. 5 shows a schematic block diagram of a display device according to an embodiment of the present disclosure.
  • the display device 500 includes a gate driving circuit 510.
  • the gate driving circuit 510 may be implemented by the gate driving circuit according to the present disclosure as described above.
  • the display device 500 according to the embodiment of the present disclosure may be any product or component with display function, such as electronic paper, mobile phone, tablet computer, television, display, notebook computer, digital photo frame, navigator, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

La présente invention concerne une unité de registre à décalage, un circuit de commande de grille et un appareil d'affichage. L'unité de registre à décalage comporte un substrat, ainsi qu'un premier transistor de charge, un premier transistor de décharge et un premier condensateur de stockage qui sont disposés sur le substrat. Le rapport largeur/longueur du canal du premier transistor de décharge est inférieur au rapport largeur/longueur du canal du premier transistor de charge. Le substrat comporte une première région rectangulaire, qui est placée avec sa longueur dans une première direction et sa largeur dans une seconde direction perpendiculaire à la première direction. La projection orthographique du premier transistor de décharge sur le substrat et la projection orthographique du premier condensateur de stockage sur le substrat sont agencées dans la première région rectangulaire suivant la première direction, et les projections orthographiques du premier transistor de décharge et du premier condensateur de stockage sur le substrat et la projection orthographique du premier transistor de charge sur le substrat sont agencées dans la première région rectangulaire suivant la seconde direction.
PCT/CN2020/077220 2019-03-14 2020-02-28 Unité de registre à décalage, circuit de commande de grille et appareil d'affichage WO2020182000A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910192964.3 2019-03-14
CN201910192964.3A CN110010078B (zh) 2019-03-14 2019-03-14 移位寄存器单元、栅极驱动电路和显示装置

Publications (1)

Publication Number Publication Date
WO2020182000A1 true WO2020182000A1 (fr) 2020-09-17

Family

ID=67167055

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/077220 WO2020182000A1 (fr) 2019-03-14 2020-02-28 Unité de registre à décalage, circuit de commande de grille et appareil d'affichage

Country Status (2)

Country Link
CN (1) CN110010078B (fr)
WO (1) WO2020182000A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110010078B (zh) * 2019-03-14 2022-02-08 合肥京东方卓印科技有限公司 移位寄存器单元、栅极驱动电路和显示装置
CN110634436B (zh) * 2019-09-26 2022-09-23 合肥京东方卓印科技有限公司 栅极驱动电路及显示面板
WO2021243637A1 (fr) * 2020-06-04 2021-12-09 京东方科技集团股份有限公司 Substrat d'affichage, procédé de fabrication et dispositif d'affichage
CN115398527B (zh) * 2021-03-24 2023-08-04 京东方科技集团股份有限公司 显示基板和显示装置
CN114093327B (zh) * 2021-11-29 2022-12-16 合肥京东方卓印科技有限公司 移位寄存器、栅极驱动电路和显示基板
WO2024187378A1 (fr) * 2023-03-14 2024-09-19 京东方科技集团股份有限公司 Substrat d'affichage et dispositif d'affichage

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002108251A (ja) * 2000-09-28 2002-04-10 Sanyo Electric Co Ltd エレクトロルミネッセンス表示装置
KR20050005178A (ko) * 2003-07-07 2005-01-13 삼성전자주식회사 액정표시장치
CN103413514A (zh) * 2013-07-27 2013-11-27 京东方科技集团股份有限公司 移位寄存器单元、移位寄存器和显示装置
CN104217763A (zh) * 2014-08-28 2014-12-17 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动电路、显示装置
CN107665659A (zh) * 2016-07-29 2018-02-06 乐金显示有限公司 具有窄边框的平板显示器
CN110010078A (zh) * 2019-03-14 2019-07-12 合肥京东方卓印科技有限公司 移位寄存器单元、栅极驱动电路和显示装置

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20070017600A (ko) * 2005-08-08 2007-02-13 삼성전자주식회사 쉬프트 레지스터 및 이를 갖는 표시장치
WO2008038635A1 (fr) * 2006-09-26 2008-04-03 Sharp Kabushiki Kaisha Substrat à matrice active
TWI749346B (zh) * 2006-09-29 2021-12-11 日商半導體能源研究所股份有限公司 顯示裝置和電子裝置
JP4968681B2 (ja) * 2007-07-17 2012-07-04 Ｎｌｔテクノロジー株式会社 半導体回路とそれを用いた表示装置並びにその駆動方法
KR101657957B1 (ko) * 2008-09-12 2016-09-20 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시 장치
US8284142B2 (en) * 2008-09-30 2012-10-09 Semiconductor Energy Laboratory Co., Ltd. Display device
CN202838908U (zh) * 2012-09-20 2013-03-27 北京京东方光电科技有限公司 栅极驱动电路、阵列基板和显示装置
JP2014157219A (ja) * 2013-02-15 2014-08-28 Renesas Sp Drivers Inc ドライバｉｃ及び画像表示装置
KR20150141285A (ko) * 2014-06-09 2015-12-18 삼성디스플레이 주식회사 게이트 구동 회로 및 이를 포함하는 유기 발광 표시 장치
CN104485065B (zh) * 2014-12-30 2017-02-22 上海天马有机发光显示技术有限公司 移位寄存器、驱动方法、栅极驱动电路
CN104485085B (zh) * 2015-01-04 2017-07-21 京东方科技集团股份有限公司 一种阵列基板及显示装置
CN104658506B (zh) * 2015-03-18 2018-01-30 合肥京东方光电科技有限公司 移位寄存器、栅极驱动电路及其驱动方法、显示面板
CN105469764B (zh) * 2015-12-31 2018-11-27 上海天马微电子有限公司 一种阵列基板、液晶显示面板及电子设备
CN105719613B (zh) * 2016-04-22 2018-06-01 上海天马微电子有限公司 阵列基板、显示面板及显示装置
CN105869562A (zh) * 2016-05-27 2016-08-17 京东方科技集团股份有限公司 一种移位寄存器、栅极驱动电路及显示面板
CN106128364B (zh) * 2016-07-15 2018-12-11 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动电路、显示装置
KR102484185B1 (ko) * 2016-10-31 2023-01-04 엘지디스플레이 주식회사 게이트 구동 회로와 이를 이용한 표시장치
US10957755B2 (en) * 2016-11-15 2021-03-23 Lg Display Co., Ltd. Display panel having a gate driving circuit arranged distributively in a display region of the display panel and organic light-emitting diode display device using the same
WO2018104831A1 (fr) * 2016-12-09 2018-06-14 Semiconductor Energy Laboratory Co., Ltd. Dispositif d'affichage et procédé pour son exploitation
CN106531112B (zh) * 2017-01-03 2019-01-11 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、移位寄存器以及显示装置
CN107861302B (zh) * 2017-10-25 2020-06-23 上海中航光电子有限公司 一种阵列基板、其制作方法、显示面板及显示装置
CN108281104B (zh) * 2018-01-02 2021-05-14 上海中航光电子有限公司 显示面板和显示装置
CN108573682B (zh) * 2018-03-15 2020-12-01 上海中航光电子有限公司 阵列基板、显示面板和显示装置
CN108598118A (zh) * 2018-04-26 2018-09-28 京东方科技集团股份有限公司 一种显示面板及显示装置
CN108877636B (zh) * 2018-08-29 2021-05-14 合肥鑫晟光电科技有限公司 移位寄存器单元、驱动方法、栅极驱动电路及显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002108251A (ja) * 2000-09-28 2002-04-10 Sanyo Electric Co Ltd エレクトロルミネッセンス表示装置
KR20050005178A (ko) * 2003-07-07 2005-01-13 삼성전자주식회사 액정표시장치
CN103413514A (zh) * 2013-07-27 2013-11-27 京东方科技集团股份有限公司 移位寄存器单元、移位寄存器和显示装置
CN104217763A (zh) * 2014-08-28 2014-12-17 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动电路、显示装置
CN107665659A (zh) * 2016-07-29 2018-02-06 乐金显示有限公司 具有窄边框的平板显示器
CN110010078A (zh) * 2019-03-14 2019-07-12 合肥京东方卓印科技有限公司 移位寄存器单元、栅极驱动电路和显示装置

Also Published As

Publication number Publication date
CN110010078A (zh) 2019-07-12
CN110010078B (zh) 2022-02-08

Similar Documents

Publication Publication Date Title
WO2020182000A1 (fr) Unité de registre à décalage, circuit de commande de grille et appareil d'affichage
US11876099B2 (en) Displays with silicon and semiconducting oxide thin-film transistors
US9129927B2 (en) Organic light-emitting diode displays with semiconducting-oxide and silicon thin-film transistors
US8890156B2 (en) Active device and active device array substrate
CN111624827B (zh) 阵列基板、显示面板和显示装置
US11152441B2 (en) Array substrate including auxiliary trace layer, display panel, display device and manufacturing method of an array substrate
US12046187B2 (en) Display panel and display device
JP7358240B2 (ja) デマルチプレクサ、それを備えたアレイ基板、及び表示装置
JP2009503572A (ja) 遮光体を具備したトランジスタを有する薄膜回路
WO2018068542A1 (fr) Substrat matriciel et dispositif d'affichage
US11910678B1 (en) Display panel and display device
US10522087B2 (en) Display having gate driver bootstrapping circuitry with enhanced-efficiency
CN109031829B (zh) 防静电结构以及显示装置
US20230073626A1 (en) Display panel and display device
CN113777847A (zh) 阵列基板及显示装置
WO2023206278A9 (fr) Panneau d'affichage et son procédé de fabrication, et appareil d'affichage
WO2023130486A1 (fr) Substrat de réseau et écran d'affichage à cristaux liquides

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20770157

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20770157

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 20770157

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 10.05.2022)

122 Ep: pct application non-entry in european phase

Ref document number: 20770157

Country of ref document: EP

Kind code of ref document: A1