WO2019019276A1 - 一种像素补偿电路及显示装置 - Google Patents

一种像素补偿电路及显示装置 Download PDF

Info

Publication number
WO2019019276A1
WO2019019276A1 PCT/CN2017/100703 CN2017100703W WO2019019276A1 WO 2019019276 A1 WO2019019276 A1 WO 2019019276A1 CN 2017100703 W CN2017100703 W CN 2017100703W WO 2019019276 A1 WO2019019276 A1 WO 2019019276A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
node
module
control signal
control
Prior art date
Application number
PCT/CN2017/100703
Other languages
English (en)
French (fr)
Inventor
刘婕
Original Assignee
武汉华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电半导体显示技术有限公司 filed Critical 武汉华星光电半导体显示技术有限公司
Priority to US15/577,179 priority Critical patent/US10192489B1/en
Publication of WO2019019276A1 publication Critical patent/WO2019019276A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0204—Compensation of DC component across the pixels in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/045—Compensation of drifts in the characteristics of light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements

Definitions

  • the present invention relates to the field of display technologies, and in particular, to a pixel compensation circuit and a display device.
  • OLED Organic Light Emitting Diode
  • OLED Organic Light Emitting Diode
  • the luminance of the OLED is related to the magnitude of the current flowing through the OLED
  • the electrical performance of the transistor as the driving directly affects the display effect, especially the threshold voltage of the transistor often drifts, resulting in uneven brightness of the entire OLED display device. The problem.
  • the OLED is generally compensated by the driving circuit.
  • 1 is a schematic diagram of a prior art pixel compensation circuit.
  • the circuit includes four transistors T0, T1, T2, and T3 and a storage capacitor Cst.
  • the circuit is driven in the following steps: a reset phase, a threshold voltage acquisition phase, and an illumination phase.
  • this circuit has the problem that the OLED is stunned, that is, when the circuit is in the reset phase, the OLED starts to emit light.
  • the data voltage Vdata is not completely written and the threshold voltage is not fully captured
  • the OLED illumination brightness may be uneven, and the compensation may be incomplete, which may result in poor picture.
  • the power supply voltage Vdd of the pixel circuit will generate a large voltage drop. (IR Drop), resulting in uneven brightness of the OLED.
  • the present invention provides a pixel compensation circuit including: a light emitting device, a driving module, a reset module, a reference voltage writing module, a data voltage writing module, a power voltage writing module, and an illumination control module;
  • the control end of the reset module is connected to the reset signal end, the input end is connected to the first node, and the output end is grounded; and the first node is reset;
  • the control end of the reference voltage writing module is connected to the first control signal end, the input end is connected to the reference voltage end, and the output end is connected to the second node; for resetting the second node and the reference voltage Writing a reference voltage of the terminal to the second node;
  • the control end of the data voltage writing module is connected to the second control signal end, the input end is connected to the data voltage end, the output end is connected to the first node, and the data voltage and the threshold value for outputting the data voltage end are used. Writing a difference in voltage to the first node;
  • the control end of the power voltage writing module is connected to the third control signal end, the input end is connected to the power voltage end, and the output end is connected to the second node; and the power voltage outputted by the power voltage terminal is written The second node;
  • a control end of the illuminating control module is connected to the third control signal end, an input end is connected to an output end of the driving module, and an output end is connected to an anode of the illuminating device;
  • the light emitting device emits light;
  • the first input end of the driving module is connected to the first node, and the second input end is connected to the second node;
  • the cathode of the light emitting device is grounded
  • the driving module includes: a driving transistor and a storage capacitor; wherein
  • a gate of the driving transistor is connected to the first node, a source of the driving transistor is connected to the second node, and a drain of the driving transistor is connected to an input end of the illuminating control module;
  • the storage capacitor is connected between the first node and the second node;
  • the reset module includes: a first transistor; wherein
  • the gate of the first transistor is connected to the reset control signal terminal, the source of the first transistor is connected to the first node, and the drain of the first transistor is grounded.
  • the reference voltage writing module includes: a second transistor; wherein
  • a gate of the second transistor is connected to the first control signal terminal, a source of the second transistor is connected to the reference voltage terminal, and a drain of the second transistor is connected to the second node.
  • the data voltage writing module includes: a third transistor and a fourth transistor; wherein
  • a gate of the third transistor is connected to the second control signal terminal, a source of the third transistor is connected to the data voltage terminal, a drain of the third transistor and a source of the fourth transistor Pole connection
  • the gate and the drain of the fourth transistor are both connected to the first node.
  • the power voltage writing module includes: a fifth transistor; wherein
  • the gate of the fifth transistor is connected to the third control signal terminal, the source of the fifth transistor is connected to the power terminal, and the drain of the fifth transistor is connected to the second node.
  • the light emission control module includes: a sixth transistor; wherein
  • a gate of the sixth transistor is connected to the third control signal end, a source of the sixth transistor is connected to an output end of the driving module, a drain of the sixth transistor is connected to the light emitting device Anode connection.
  • the present invention also provides a pixel compensation circuit, comprising: a light emitting device, a driving module, a reset module, a reference voltage writing module, a data voltage writing module, a power voltage writing module, and an illumination control module;
  • the control end of the reset module is connected to the reset signal end, the input end is connected to the first node, and the output end is grounded; and the first node is reset;
  • the control end of the reference voltage writing module is connected to the first control signal end, the input end is connected to the reference voltage end, and the output end is connected to the second node; for resetting the second node and the reference voltage Writing a reference voltage of the terminal to the second node;
  • the control end of the data voltage writing module is connected to the second control signal end, the input end is connected to the data voltage end, the output end is connected to the first node, and the data voltage and the threshold value for outputting the data voltage end are used. Writing a difference in voltage to the first node;
  • the control end of the power voltage writing module is connected to the third control signal end, the input end is connected to the power voltage end, and the output end is connected to the second node; and the power voltage outputted by the power voltage terminal is written The second node;
  • a control end of the illuminating control module is connected to the third control signal end, an input end is connected to an output end of the driving module, and an output end is connected to an anode of the illuminating device;
  • the light emitting device emits light;
  • the first input end of the driving module is connected to the first node, and the second input end is connected to the second node;
  • the cathode of the light emitting device is grounded.
  • the driving module includes: a driving transistor and a storage capacitor; wherein
  • a gate of the driving transistor is connected to the first node, a source of the driving transistor is connected to the second node, and a drain of the driving transistor is connected to an input end of the illuminating control module;
  • the storage capacitor is connected between the first node and the second node.
  • the reset module includes: a first transistor; wherein
  • the gate of the first transistor is connected to the reset control signal terminal, the source of the first transistor is connected to the first node, and the drain of the first transistor is grounded.
  • the reference voltage writing module includes: a second transistor; wherein
  • a gate of the second transistor is connected to the first control signal terminal, a source of the second transistor is connected to the reference voltage terminal, and a drain of the second transistor is connected to the second node.
  • the data voltage writing module includes: a third transistor and a fourth transistor; wherein
  • a gate of the third transistor is connected to the second control signal terminal, a source of the third transistor is connected to the data voltage terminal, a drain of the third transistor and a source of the fourth transistor Pole connection
  • the gate and the drain of the fourth transistor are both connected to the first node.
  • the power voltage writing module includes: a fifth transistor; wherein
  • the gate of the fifth transistor is connected to the third control signal terminal, the source of the fifth transistor is connected to the power terminal, and the drain of the fifth transistor is connected to the second node.
  • the light emission control module includes: a sixth transistor; wherein
  • a gate of the sixth transistor is connected to the third control signal end, a source of the sixth transistor is connected to an output end of the driving module, a drain of the sixth transistor is connected to the light emitting device Anode connection.
  • a display device further includes a pixel compensation circuit, and the pixel compensation circuit includes: a light emitting device, a driving module, a reset module, a reference voltage writing module, a data voltage writing module, and a power supply. a voltage writing module and a lighting control module;
  • the control end of the reset module is connected to the reset signal end, the input end is connected to the first node, and the output end is grounded; and the first node is reset;
  • the control end of the reference voltage writing module is connected to the first control signal end, the input end is connected to the reference voltage end, and the output end is connected to the second node; for resetting the second node and the reference voltage Writing a reference voltage of the terminal to the second node;
  • the control end of the data voltage writing module is connected to the second control signal end, the input end is connected to the data voltage end, the output end is connected to the first node, and the data voltage and the threshold value for outputting the data voltage end are used. Writing a difference in voltage to the first node;
  • the control end of the power voltage writing module is connected to the third control signal end, the input end is connected to the power voltage end, and the output end is connected to the second node; and the power voltage outputted by the power voltage terminal is written The second node;
  • a control end of the illuminating control module is connected to the third control signal end, an input end is connected to an output end of the driving module, and an output end is connected to an anode of the illuminating device;
  • the light emitting device emits light;
  • the first input end of the driving module is connected to the first node, and the second input end is connected to the second node;
  • the cathode of the light emitting device is grounded.
  • the driving module includes: a driving transistor and a storage capacitor; wherein
  • a gate of the driving transistor is connected to the first node, a source of the driving transistor is connected to the second node, and a drain of the driving transistor is connected to an input end of the illuminating control module;
  • the storage capacitor is connected between the first node and the second node.
  • the reset module includes: a first transistor; wherein
  • the gate of the first transistor is connected to the reset control signal terminal, the source of the first transistor is connected to the first node, and the drain of the first transistor is grounded.
  • the reference voltage writing module includes: a second transistor; wherein
  • a gate of the second transistor is connected to the first control signal terminal, a source of the second transistor is connected to the reference voltage terminal, and a drain of the second transistor is connected to the second node.
  • the data voltage writing module includes: a third transistor and a fourth transistor; wherein
  • a gate of the third transistor is connected to the second control signal terminal, a source of the third transistor is connected to the data voltage terminal, a drain of the third transistor and a source of the fourth transistor Pole connection
  • the gate and the drain of the fourth transistor are both connected to the first node.
  • the power voltage writing module includes: a fifth transistor; wherein
  • the gate of the fifth transistor is connected to the third control signal terminal, the source of the fifth transistor is connected to the power terminal, and the drain of the fifth transistor is connected to the second node.
  • the light emission control module includes: a sixth transistor; wherein
  • a gate of the sixth transistor is connected to the third control signal end, a source of the sixth transistor is connected to an output end of the driving module, a drain of the sixth transistor is connected to the light emitting device Anode connection.
  • the pixel compensation circuit and the display device of the invention control the illumination of the illumination device through the illumination control module, and compensate the voltage drop of the power supply voltage by the reference voltage writing module, so that not only the threshold voltage and the voltage drop of the power supply voltage can be compensated At the same time, it can also solve the problem that the light-emitting device is stunned, delay the aging of the light-emitting device and improve the contrast of the display screen.
  • FIG. 1 is a schematic diagram of a prior art pixel compensation circuit
  • FIG. 2 is a schematic diagram of a pixel compensation circuit according to a preferred embodiment of the present invention.
  • FIG. 3 is a timing diagram of a pixel compensation circuit according to a preferred embodiment of the present invention.
  • FIG. 2 is a schematic diagram of a pixel compensation circuit according to a preferred embodiment of the present invention.
  • a pixel compensation circuit provided by a preferred embodiment of the present invention includes: a light emitting device OLED, a driving module 101, a reset module 102, a reference voltage writing module 103, a data voltage writing module 104, and a power voltage writing module. 105 and a lighting control module 106.
  • the reset signal end is used to output a reset signal Reset
  • the first control signal end is used to output the first control signal Xscan
  • the second control signal end is used to output the second control signal Scan
  • the third control signal end is used for outputting the second control signal Scan.
  • the third control signal EM is output, the data voltage terminal is used to output the data voltage Vdata, the reference voltage terminal is used to output the reference voltage Vsus, and the power supply voltage terminal is used to output the power supply voltage Vdd.
  • the control terminal of the reset module 102 is connected to the reset signal terminal, the input terminal is connected to the first node A, and the output terminal is grounded.
  • the reset module 102 is configured to reset the first node A.
  • the control terminal of the reference voltage writing module 103 is connected to the first control signal terminal, the input terminal is connected to the reference voltage terminal, and the output terminal is connected to the second node B; the reference voltage writing module 103 is configured to reset the second node B. And writing the reference voltage Vsus outputted by the reference voltage terminal to the second node B.
  • the control terminal of the data voltage writing module 104 is connected to the second control signal terminal, the input terminal is connected to the data voltage terminal, and the output terminal is connected to the first node A; the data voltage writing module 104 is configured to output data of the data voltage terminal. The difference between the voltage Vdata and the threshold voltage is written to the first node A.
  • the control terminal of the power voltage writing module 105 is connected to the third control signal terminal, the input terminal is connected to the power voltage terminal, and the output terminal is connected to the second node B.
  • the power voltage writing module 105 is used to output the power source voltage terminal.
  • the voltage Vdd is written to the second node B.
  • the control end of the illumination control module 106 is connected to the third control signal end, the input end is connected to the output end of the driving module 101, and the output end is connected to the anode of the light emitting device OLED; the illumination control module 106 is used to control the driving module 101 to drive the light emitting device. OLED illumination.
  • the first input of the drive module 101 is connected to the first node A, and the second input is connected to the second node B.
  • the cathode of the light emitting device OLED is grounded.
  • the driving module 101 includes a driving transistor T0 and a storage capacitor Cst.
  • the gate of the driving transistor T0 is connected to the first node A, the source of the driving transistor T0 is connected to the second node B, and the driving transistor T0 is drained.
  • the pole is connected to the input end of the illumination control module 106; the storage capacitor Cst is connected between the first node A and the second node B.
  • the reset module 102 includes: a first transistor T1; wherein a gate of the first transistor T1 is connected to a reset control signal terminal, a source of the first transistor T1 is connected to the first node A, and a drain of the first transistor T1 is grounded.
  • the reference voltage writing module 103 includes: a second transistor T2; wherein the gate of the second transistor T2 is connected to the first control signal terminal, the source of the second transistor T2 is connected to the reference voltage terminal, and the drain of the second transistor T2 The pole is connected to the second node B.
  • the data voltage writing module 104 includes: a third transistor T3 and a fourth transistor T4; wherein a gate of the third transistor T3 is connected to a second control signal end, and a source of the third transistor T3 is connected to a data voltage end, The drain of the three transistor T3 is connected to the source of the fourth transistor T4; the gate and the drain of the fourth transistor T4 are both connected to the first node A.
  • the power voltage writing module 105 includes: a fifth transistor T5; wherein the gate of the fifth transistor T5 is connected to the third control signal terminal, the source of the fifth transistor T5 is connected to the power terminal, and the drain of the fifth transistor T5 Connected to the second node B.
  • the illuminating control module 106 includes: a sixth transistor T6; wherein the gate of the sixth transistor T6 is connected to the third control signal end, the source of the sixth transistor T6 is connected to the output end of the driving module 101, and the sixth transistor T6 The drain is connected to the anode of the light emitting device OLED.
  • the first transistor T1, the second transistor T2, the third transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, and the driving transistor T0 in the preferred embodiment are all P-type transistors.
  • FIG. 3 is a timing diagram of a pixel compensation circuit according to a preferred embodiment of the present invention. As shown in FIG. 3, the operation timing chart of the pixel compensation circuit can be divided into three phases: a reset phase t0, a compensation phase t1, and an illumination phase t2.
  • the pixel compensation circuit resets the first node A and the second node B.
  • the reset signal Reset outputted by the reset signal terminal is at a low level
  • the first control signal Xscan outputted by the first control signal signal terminal is at a low level, so that the first transistor T1 and the second transistor T2
  • the reference voltage Vsus outputted from the reference voltage terminal sequentially reaches the ground through the second transistor T2, the storage capacitor Cst, and the first transistor T1, forming a ground loop to discharge the storage capacitor Cst, thereby pulling down the first node A and the first The potential of the two-node B.
  • the third control signal EM outputted by the third control signal terminal is at a high level, so that the fifth transistor T5 and the sixth transistor T6 are turned off, thereby avoiding driving due to the potential drop of the first node A at this time.
  • the transistor T0 is turned on, thereby preventing the light-emitting device OLED from emitting light during the reset phase t0.
  • the second control signal Scan outputted by the second control signal terminal is low level
  • the first control signal Xscan outputted by the first control signal terminal is still outputting a low level
  • the fourth transistor The gate of the T4 is short-circuited with the drain.
  • the threshold voltage of the fourth transistor T4 can be captured, the second transistor T2 and the third transistor T3 are turned on, and the data voltage Vdata outputted by the data voltage terminal and the fourth transistor T4 are The difference of the threshold voltage Vth is transmitted to the first node A, so that the potential of the first node A is Vdata-Vth; the reference voltage Vsus outputted by the reference voltage terminal is transmitted to the second node B, so that the potential of the second node B is Vsus.
  • the third control signal EM outputted by the third control signal terminal is at a high level, so that the fifth transistor T5 and the sixth transistor T6 are turned off, thereby avoiding that the driving transistor T0 is turned on at this time, thereby avoiding the light emitting device.
  • the OLED emits light during the compensation phase t1.
  • the third control signal EM outputted by the third control signal terminal is at a low level, so that the fifth transistor T5 and the sixth transistor T6 are turned on, and the power supply voltage Vdd outputted from the power supply voltage terminal is transmitted to the second node B. So that the second node B experiences an instantaneous jump from the reference voltage Vsus of the compensation phase t1 to the power supply voltage Vdd of the lighting phase t2, such that the potential of the first node A at this time is Vdata-Vth+Vdd-Vsus.
  • the driving transistor T0 is turned on at this time, and the current flowing through the driving transistor T0 satisfies the following functional relationship:
  • I K(Vsus-Vdata+Vth-Vth0) ⁇ 2
  • the current flowing through the light emitting device OLED is only related to the data voltage Vdata and the reference voltage Vsus, and is independent of the threshold voltage of the driving transistor T0 and the power supply voltage Vdd which is liable to generate a voltage drop.
  • the pixel compensation circuit not only has a threshold voltage compensation function, but also has a voltage drop compensation function on the pixel power line.
  • the pixel compensation circuit of the preferred embodiment controls the illumination of the illumination device by the illumination control module, and compensates the voltage drop of the power supply voltage by the reference voltage writing module, so that it can not only compensate the threshold voltage and the voltage drop of the power supply voltage, At the same time, the problem of the illuminating device illuminating can be solved, the aging of the illuminating device is delayed and the contrast of the display screen is improved.
  • the invention also provides a display device.
  • the display device includes the pixel compensation circuit provided by the above-mentioned preferred embodiment.
  • the pixel compensation circuit provided in the above preferred embodiment, which is not described herein.
  • the pixel compensation circuit and the display device of the invention control the illumination of the illumination device through the illumination control module, and compensate the voltage drop of the power supply voltage by the reference voltage writing module, so that not only the threshold voltage and the voltage drop of the power supply voltage can be compensated At the same time, it can also solve the problem that the light-emitting device is stunned, delay the aging of the light-emitting device and improve the contrast of the display screen.

Abstract

一种像素补偿电路及显示装置，其包括：发光器件（OLED）、驱动模块（101）、复位模块（102）、参考电压写入模块（103）、数据电压写入模块（104）、电源电压写入模块（105）以及发光控制模块（106），通过发光控制模块（106）控制发光器件（OLED）的发光，并且通过参考电压写入模块（103）对电源电压（Vdd）压降进行补偿，使得其不仅可以对阈值电压以及电源电压（Vdd）压降进行补偿，同时还可以解决发光器件（OLED）偷亮的问题，延缓发光器件（OLED）老化并提高显示画面对比度。

Description

一种像素补偿电路及显示装置 技术领域
本发明涉及显示技术领域，尤其涉及一种像素补偿电路及显示装置。
 背景技术
有机发光二极管（OLED，Organic Light Emitting Display）色域广、对比度高、节能、并具有可折叠型，因而在现有的显示装置中具有强有力的竞争力。但是，由于OLED的发光亮度与流经OLED的电流大小有关，所以作为驱动的晶体管的电学性能会直接影响显示效果，尤其是晶体管的阈值电压经常会发生漂移，使得整个OLED显示装置出现亮度不均匀的问题。
为了改善OLED的显示效果，一般都要通过驱动电路对OLED进行像素补偿。图1是现有技术的像素补偿电路的示意图。如图1所示，该电路包括4个晶体管T0、T1、T2以及T3和1个存储电容Cst，该电路驱动过程依次为：复位阶段、阈值电压获取阶段以及发光阶段。然而，该电路存在OLED偷亮的问题，即，该电路在复位阶段时，OLED就开始发光。在数据电压Vdata没有完全写入，阈值电压未抓取完全时，OLED发光亮度会不均匀，并且补偿不完全，会导致画面不良。同时在像素电源线尺寸较长时，像素电路的电源电压Vdd会产生较大的电压下降 (IR Drop)，造成OLED亮度不均。
故，有必要提供一种像素补偿电路及显示装置，以解决现有技术所存在的问题。
 技术问题
本发明的目的在于提供一种像素补偿电路及显示装置，其不仅可以对阈值电压以及电源电压压降进行补偿，同时还可以解决OLED偷亮的问题。
 技术解决方案
本发明提供一种像素补偿电路，其包括：发光器件、驱动模块、复位模块、参考电压写入模块、数据电压写入模块、电源电压写入模块以及发光控制模块；
所述复位模块的控制端与复位信号端连接，输入端与第一节点连接，输出端接地；用于对所述第一节点进行复位；
所述参考电压写入模块的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点连接；用于对所述第二节点进行复位以及将所述参考电压端输出的参考电压写入所述第二节点；
所述数据电压写入模块的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与所述第一节点连接；用于将所述数据电压端输出的数据电压与阈值电压的差值写入所述第一节点；
所述电源电压写入模块的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与所述第二节点连接；用于将所述电源电压端输出的电源电压写入所述第二节点；
所述发光控制模块的控制端与所述第三控制信号端连接，输入端与所述驱动模块的输出端连接，输出端与所述发光器件的阳极连接；用于控制所述驱动模块驱动所述发光器件发光；
所述驱动模块的第一输入端与所述第一节点连接，第二输入端与所述第二节点连接；
所述发光器件的阴极接地；
所述驱动模块包括：驱动晶体管和存储电容；其中，
所述驱动晶体管的栅极与所述第一节点连接，所述驱动晶体管的源极与所述第二节点连接，所述驱动晶体管的漏极与所述发光控制模块的输入端连接；
所述存储电容连接于所述第一节点与所述第二节点之间；
所述复位模块包括：第一晶体管；其中，
所述第一晶体管的栅极与所述复位控制信号端连接，所述第一晶体管的源极与所述第一节点连接，所述第一晶体管的漏极接地。
在本发明的像素补偿电路中，所述参考电压写入模块包括：第二晶体管；其中，
所述第二晶体管的栅极与所述第一控制信号端连接，所述第二晶体管的源极与所述参考电压端连接，所述第二晶体管的漏极与所述第二节点连接。
在本发明的像素补偿电路中，所述数据电压写入模块包括：第三晶体管和第四晶体管；其中，
所述第三晶体管的栅极与所述第二控制信号端连接，所述第三晶体管的源极与所述数据电压端连接，所述第三晶体管的漏极与所述第四晶体管的源极连接；
所述第四晶体管的栅极和漏极均与所述第一节点连接。
在本发明的像素补偿电路中，所述电源电压写入模块包括：第五晶体管；其中，
所述第五晶体管的栅极与所述第三控制信号端连接，所述第五晶体管的源极与所述电源端连接，所述第五晶体管的漏极与所述第二节点连接。
在本发明的像素补偿电路中，所述发光控制模块包括：第六晶体管；其中，
所述第六晶体管的栅极与所述第三控制信号端连接，所述第六晶体管的源极与所述驱动模块的输出端连接，所述第六晶体管的漏极与所述发光器件的阳极连接。
本发明还提供一种像素补偿电路，其包括:发光器件、驱动模块、复位模块、参考电压写入模块、数据电压写入模块、电源电压写入模块以及发光控制模块；
所述复位模块的控制端与复位信号端连接，输入端与第一节点连接，输出端接地；用于对所述第一节点进行复位；
所述参考电压写入模块的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点连接；用于对所述第二节点进行复位以及将所述参考电压端输出的参考电压写入所述第二节点；
所述数据电压写入模块的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与所述第一节点连接；用于将所述数据电压端输出的数据电压与阈值电压的差值写入所述第一节点；
所述电源电压写入模块的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与所述第二节点连接；用于将所述电源电压端输出的电源电压写入所述第二节点；
所述发光控制模块的控制端与所述第三控制信号端连接，输入端与所述驱动模块的输出端连接，输出端与所述发光器件的阳极连接；用于控制所述驱动模块驱动所述发光器件发光；
所述驱动模块的第一输入端与所述第一节点连接，第二输入端与所述第二节点连接；
所述发光器件的阴极接地。
在本发明的像素补偿电路中，所述驱动模块包括：驱动晶体管和存储电容；其中，
所述驱动晶体管的栅极与所述第一节点连接，所述驱动晶体管的源极与所述第二节点连接，所述驱动晶体管的漏极与所述发光控制模块的输入端连接；
所述存储电容连接于所述第一节点与所述第二节点之间。
在本发明的像素补偿电路中，所述复位模块包括：第一晶体管；其中，
所述第一晶体管的栅极与所述复位控制信号端连接，所述第一晶体管的源极与所述第一节点连接，所述第一晶体管的漏极接地。
在本发明的像素补偿电路中，所述参考电压写入模块包括：第二晶体管；其中，
所述第二晶体管的栅极与所述第一控制信号端连接，所述第二晶体管的源极与所述参考电压端连接，所述第二晶体管的漏极与所述第二节点连接。
在本发明的像素补偿电路中，所述数据电压写入模块包括：第三晶体管和第四晶体管；其中，
所述第三晶体管的栅极与所述第二控制信号端连接，所述第三晶体管的源极与所述数据电压端连接，所述第三晶体管的漏极与所述第四晶体管的源极连接；
所述第四晶体管的栅极和漏极均与所述第一节点连接。
在本发明的像素补偿电路中，所述电源电压写入模块包括：第五晶体管；其中，
所述第五晶体管的栅极与所述第三控制信号端连接，所述第五晶体管的源极与所述电源端连接，所述第五晶体管的漏极与所述第二节点连接。
在本发明的像素补偿电路中，所述发光控制模块包括：第六晶体管；其中，
所述第六晶体管的栅极与所述第三控制信号端连接，所述第六晶体管的源极与所述驱动模块的输出端连接，所述第六晶体管的漏极与所述发光器件的阳极连接。
依据本发明的上述目的，还提供一种显示装置，其包括一像素补偿电路，所述像素补偿电路包括：发光器件、驱动模块、复位模块、参考电压写入模块、数据电压写入模块、电源电压写入模块以及发光控制模块；
所述复位模块的控制端与复位信号端连接，输入端与第一节点连接，输出端接地；用于对所述第一节点进行复位；
所述参考电压写入模块的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点连接；用于对所述第二节点进行复位以及将所述参考电压端输出的参考电压写入所述第二节点；
所述数据电压写入模块的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与所述第一节点连接；用于将所述数据电压端输出的数据电压与阈值电压的差值写入所述第一节点；
所述电源电压写入模块的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与所述第二节点连接；用于将所述电源电压端输出的电源电压写入所述第二节点；
所述发光控制模块的控制端与所述第三控制信号端连接，输入端与所述驱动模块的输出端连接，输出端与所述发光器件的阳极连接；用于控制所述驱动模块驱动所述发光器件发光；
所述驱动模块的第一输入端与所述第一节点连接，第二输入端与所述第二节点连接；
所述发光器件的阴极接地。
在本发明的显示装置中，所述驱动模块包括：驱动晶体管和存储电容；其中，
所述驱动晶体管的栅极与所述第一节点连接，所述驱动晶体管的源极与所述第二节点连接，所述驱动晶体管的漏极与所述发光控制模块的输入端连接；
所述存储电容连接于所述第一节点与所述第二节点之间。
在本发明的显示装置中，所述复位模块包括：第一晶体管；其中，
所述第一晶体管的栅极与所述复位控制信号端连接，所述第一晶体管的源极与所述第一节点连接，所述第一晶体管的漏极接地。
在本发明的显示装置中，所述参考电压写入模块包括：第二晶体管；其中，
所述第二晶体管的栅极与所述第一控制信号端连接，所述第二晶体管的源极与所述参考电压端连接，所述第二晶体管的漏极与所述第二节点连接。
在本发明的显示装置中，所述数据电压写入模块包括：第三晶体管和第四晶体管；其中，
所述第三晶体管的栅极与所述第二控制信号端连接，所述第三晶体管的源极与所述数据电压端连接，所述第三晶体管的漏极与所述第四晶体管的源极连接；
所述第四晶体管的栅极和漏极均与所述第一节点连接。
在本发明的显示装置中，所述电源电压写入模块包括：第五晶体管；其中，
所述第五晶体管的栅极与所述第三控制信号端连接，所述第五晶体管的源极与所述电源端连接，所述第五晶体管的漏极与所述第二节点连接。
在本发明的显示装置中，所述发光控制模块包括：第六晶体管；其中，
所述第六晶体管的栅极与所述第三控制信号端连接，所述第六晶体管的源极与所述驱动模块的输出端连接，所述第六晶体管的漏极与所述发光器件的阳极连接。
 有益效果
本发明的像素补偿电路及显示装置，通过发光控制模块控制发光器件的发光，并且通过参考电压写入模块对电源电压压降进行补偿，从而使得其不仅可以对阈值电压以及电源电压压降进行补偿，同时还可以解决发光器件偷亮的问题，延缓发光器件老化并提高显示画面对比度。
为让本发明的上述内容能更明显易懂，下文特举优选实施例，并配合所附图式，作详细说明如下：
 附图说明
下面结合附图，通过对本发明的具体实施方式详细描述，将使本发明的技术方案及其它有益效果显而易见。
图1是现有技术的像素补偿电路的示意图；
图2为本发明优选实施例提供的像素补偿电路的示意图；
图3为本发明优选实施例提供的像素补偿电路的时序图。
 本发明的最佳实施方式
为了使本发明的目的、技术方案及优点更加清楚明白，以下结合附图及实施例，对本发明进行进一步详细说明。应当理解，此处所描述的具体实施例仅用以解释本发明，并不用于限定本发明。
参阅图2，图2为本发明优选实施例提供的像素补偿电路的示意图。如图2所示，本发明优选实施例提供的像素补偿电路，包括：发光器件OLED、驱动模块101、复位模块102、参考电压写入模块103、数据电压写入模块104、电源电压写入模块105以及发光控制模块106。
需要说明的是，复位信号端用于输出复位信号Reset，第一控制信号端用于输出第一控制信号Xscan，第二控制信号端用于输出第二控制信号Scan，第三控制信号端用于输出第三控制信号EM，数据电压端用于输出数据电压Vdata，参考电压端用于输出参考电压Vsus，电源电压端用于输出电源电压Vdd。
其中，复位模块102的控制端与复位信号端连接，输入端与第一节点A连接，输出端接地；该复位模块102用于对第一节点A进行复位。
参考电压写入模块103的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点B连接；该参考电压写入模块103用于对第二节点B进行复位以及将参考电压端输出的参考电压Vsus写入第二节点B。
数据电压写入模块104的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与第一节点A连接；该数据电压写入模块104用于将数据电压端输出的数据电压Vdata与阈值电压的差值写入第一节点A。
电源电压写入模块105的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与第二节点B连接；该电源电压写入模块105用于将电源电压端输出的电源电压Vdd写入第二节点B。
发光控制模块106的控制端与第三控制信号端连接，输入端与驱动模块101的输出端连接，输出端与发光器件OLED的阳极连接；该发光控制模块106用于控制驱动模块101驱动发光器件OLED发光。
驱动模块101的第一输入端与第一节点A连接，第二输入端与第二节点B连接。发光器件OLED的阴极接地。
具体地，该驱动模块101包括：驱动晶体管T0和存储电容Cst；其中，驱动晶体管T0的栅极与第一节点A连接，驱动晶体管T0的源极与第二节点B连接，驱动晶体管T0的漏极与发光控制模块106的输入端连接；存储电容Cst连接于第一节点A与第二节点B之间。
该复位模块102包括：第一晶体管T1；其中，第一晶体管T1的栅极与复位控制信号端连接，第一晶体管T1的源极与第一节点A连接，第一晶体管T1的漏极接地。
该参考电压写入模块103包括：第二晶体管T2；其中，第二晶体管T2的栅极与第一控制信号端连接，第二晶体管T2的源极与参考电压端连接，第二晶体管T2的漏极与第二节点B连接。
该数据电压写入模块104包括：第三晶体管T3和第四晶体管T4；其中，第三晶体管T3的栅极与第二控制信号端连接，第三晶体管T3的源极与数据电压端连接，第三晶体管T3的漏极与第四晶体管T4的源极连接；第四晶体管T4的栅极和漏极均与第一节点A连接。
该电源电压写入模块105包括：第五晶体管T5；其中，第五晶体管T5的栅极与第三控制信号端连接，第五晶体管T5的源极与电源端连接，第五晶体管T5的漏极与所述第二节点B连接。
该发光控制模块106包括：第六晶体管T6；其中，第六晶体管T6的栅极与第三控制信号端连接，第六晶体管T6的源极与驱动模块101的输出端连接，第六晶体管T6的漏极与发光器件OLED的阳极连接。
需要说明的是，本优选实施例中的第一晶体管T1、第二晶体管T2、第三晶体管T3、第四晶体管T4、第五晶体管T5、第六晶体管T6以及驱动晶体管T0均为P型晶体管。
下面结合图3对图2所示的像素补偿电路驱动发光器件OLED发光的过程进行详细的描述。图3为本发明优选实施例提供的像素补偿电路的时序图。如图3所示，该像素补偿电路的工作时序图可分为三个阶段：复位阶段t0、补偿阶段t1以及发光阶段t2。
在复位阶段t0，该像素补偿电路对第一节点A和第二节点B进行复位。具体地，在该复位阶段t0，复位信号端输出的复位信号Reset为低电平，第一控制信号信号端输出的第一控制信号Xscan为低电平，使得第一晶体管T1和第二晶体管T2导通，参考电压端输出的参考电压Vsus依次经第二晶体管T2、存储电容Cst和第一晶体管T1到达接地端，形成一接地回路对存储电容Cst进行放电，进而拉低第一节点A和第二节点B的电位。需要说明的是，此时第三控制信号端输出的第三控制信号EM为高电平，使得第五晶体管T5和第六晶体管T6截止，进而避免由于此时第一节点A的电位下降造成驱动晶体管T0导通，进而避免发光器件OLED在复位阶段t0就发光。
在补偿阶段t1，第二控制信号端输出的第二控制信号Scan低电平，第一控制信号端输出的第一控制信号Xscan还是输出低电平，并且在该像素补偿电路中，第四晶体管T4的栅极与漏极短接在一起，此时可以捕捉第四晶体管T4的阈值电压，第二晶体管T2和第三晶体管T3导通，数据电压端输出的数据电压Vdata与第四晶体管T4的阈值电压Vth的差值传至第一节点A，从而第一节点A的电位为Vdata-Vth；参考电压端输出的参考电压Vsus传至第二节点B，从而第二节点B的电位为Vsus。需要说明的是，此时第三控制信号端输出的第三控制信号EM为高电平，使得第五晶体管T5和第六晶体管T6截止，避免由于此时驱动晶体管T0导通，进而避免发光器件OLED在补偿阶段t1就发光。
在发光阶段t2，第三控制信号端输出的第三控制信号EM为低电平，使得第第五晶体管T5和第六晶体管T6导通，电源电压端输出的电源电压Vdd传至第二节点B，从而使得第二节点B经历从补偿阶段t1的参考电压Vsus到发光阶段t2的电源电压Vdd的瞬时跳变，使得此时第一节点A的电位为Vdata-Vth+Vdd-Vsus。同时，驱动晶体管T0此时导通，并且流经驱动晶体管T0的电流满足以下函数关系：
I= K(Vsus-Vdata+Vth-Vth0)^2，需要说明的是，本优选实施例提供的像素补偿电路中驱动晶体管T0与第四晶体管T4的阈值电压大致一致，故I= K(Vsus-Vdata)^2。
从该函数关系的计算结果来看，该流经发光器件OLED的电流只与数据电压Vdata以及参考电压Vsus有关，而与驱动晶体管T0的阈值电压和容易产生压降的电源电压Vdd无关。该像素补偿电路不仅具有阈值电压补偿功能，同时还具有像素电源线上的压降补偿功能。
本优选实施例的像素补偿电路，通过发光控制模块控制发光器件的发光，并且通过参考电压写入模块对电源电压压降进行补偿，从而使得其不仅可以对阈值电压以及电源电压压降进行补偿，同时还可以解决发光器件偷亮的问题，延缓发光器件老化并提高显示画面对比度。
本发明还提供一种显示装置。在本实施方式中，该显示装置包括上述优选实施例提供的像素补偿电路，具体可参照上述优选实施例提供的像素补偿电路的描述，在此不做赘述。
本发明的像素补偿电路及显示装置，通过发光控制模块控制发光器件的发光，并且通过参考电压写入模块对电源电压压降进行补偿，从而使得其不仅可以对阈值电压以及电源电压压降进行补偿，同时还可以解决发光器件偷亮的问题，延缓发光器件老化并提高显示画面对比度。
综上，虽然本发明已以优选实施例揭露如上，但上述优选实施例并非用以限制本发明，本领域的普通技术人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。

Claims (19)

  1. 一种像素补偿电路，其包括：发光器件、驱动模块、复位模块、参考电压写入模块、数据电压写入模块、电源电压写入模块以及发光控制模块；
    所述复位模块的控制端与复位信号端连接，输入端与第一节点连接，输出端接地；用于对所述第一节点进行复位；
    所述参考电压写入模块的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点连接；用于对所述第二节点进行复位以及将所述参考电压端输出的参考电压写入所述第二节点；
    所述数据电压写入模块的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与所述第一节点连接；用于将所述数据电压端输出的数据电压与阈值电压的差值写入所述第一节点；
    所述电源电压写入模块的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与所述第二节点连接；用于将所述电源电压端输出的电源电压写入所述第二节点；
    所述发光控制模块的控制端与所述第三控制信号端连接，输入端与所述驱动模块的输出端连接，输出端与所述发光器件的阳极连接；用于控制所述驱动模块驱动所述发光器件发光；
    所述驱动模块的第一输入端与所述第一节点连接，第二输入端与所述第二节点连接；
    所述发光器件的阴极接地；
    所述驱动模块包括：驱动晶体管和存储电容；其中，
    所述驱动晶体管的栅极与所述第一节点连接，所述驱动晶体管的源极与所述第二节点连接，所述驱动晶体管的漏极与所述发光控制模块的输入端连接；
    所述存储电容连接于所述第一节点与所述第二节点之间；
    所述复位模块包括：第一晶体管；其中，
    所述第一晶体管的栅极与所述复位控制信号端连接，所述第一晶体管的源极与所述第一节点连接，所述第一晶体管的漏极接地。
  2. 根据权利要求1所述的像素补偿电路，其中所述参考电压写入模块包括：第二晶体管；其中，
    所述第二晶体管的栅极与所述第一控制信号端连接，所述第二晶体管的源极与所述参考电压端连接，所述第二晶体管的漏极与所述第二节点连接。
  3. 根据权利要求1所述的像素补偿电路，其中所述数据电压写入模块包括：第三晶体管和第四晶体管；其中，
    所述第三晶体管的栅极与所述第二控制信号端连接，所述第三晶体管的源极与所述数据电压端连接，所述第三晶体管的漏极与所述第四晶体管的源极连接；
    所述第四晶体管的栅极和漏极均与所述第一节点连接。
  4. 根据权利要求1所述的像素补偿电路，其中所述电源电压写入模块包括：第五晶体管；其中，
    所述第五晶体管的栅极与所述第三控制信号端连接，所述第五晶体管的源极与所述电源端连接，所述第五晶体管的漏极与所述第二节点连接。
  5. 根据权利要求1所述的像素补偿电路，其中所述发光控制模块包括：第六晶体管；其中，
    所述第六晶体管的栅极与所述第三控制信号端连接，所述第六晶体管的源极与所述驱动模块的输出端连接，所述第六晶体管的漏极与所述发光器件的阳极连接。
  6. 一种像素补偿电路，其包括：发光器件、驱动模块、复位模块、参考电压写入模块、数据电压写入模块、电源电压写入模块以及发光控制模块；
    所述复位模块的控制端与复位信号端连接，输入端与第一节点连接，输出端接地；用于对所述第一节点进行复位；
    所述参考电压写入模块的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点连接；用于对所述第二节点进行复位以及将所述参考电压端输出的参考电压写入所述第二节点；
    所述数据电压写入模块的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与所述第一节点连接；用于将所述数据电压端输出的数据电压与阈值电压的差值写入所述第一节点；
    所述电源电压写入模块的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与所述第二节点连接；用于将所述电源电压端输出的电源电压写入所述第二节点；
    所述发光控制模块的控制端与所述第三控制信号端连接，输入端与所述驱动模块的输出端连接，输出端与所述发光器件的阳极连接；用于控制所述驱动模块驱动所述发光器件发光；
    所述驱动模块的第一输入端与所述第一节点连接，第二输入端与所述第二节点连接；
    所述发光器件的阴极接地。
  7. 根据权利要求6所述的像素补偿电路，其中所述驱动模块包括：驱动晶体管和存储电容；其中，
    所述驱动晶体管的栅极与所述第一节点连接，所述驱动晶体管的源极与所述第二节点连接，所述驱动晶体管的漏极与所述发光控制模块的输入端连接；
    所述存储电容连接于所述第一节点与所述第二节点之间。
  8. 根据权利要求6所述的像素补偿电路，其中所述复位模块包括：第一晶体管；其中，
    所述第一晶体管的栅极与所述复位控制信号端连接，所述第一晶体管的源极与所述第一节点连接，所述第一晶体管的漏极接地。
  9. 根据权利要求6所述的像素补偿电路，其中所述参考电压写入模块包括：第二晶体管；其中，
    所述第二晶体管的栅极与所述第一控制信号端连接，所述第二晶体管的源极与所述参考电压端连接，所述第二晶体管的漏极与所述第二节点连接。
  10. 根据权利要求6所述的像素补偿电路，其中所述数据电压写入模块包括：第三晶体管和第四晶体管；其中，
    所述第三晶体管的栅极与所述第二控制信号端连接，所述第三晶体管的源极与所述数据电压端连接，所述第三晶体管的漏极与所述第四晶体管的源极连接；
    所述第四晶体管的栅极和漏极均与所述第一节点连接。
  11. 根据权利要求6所述的像素补偿电路，其中所述电源电压写入模块包括：第五晶体管；其中，
    所述第五晶体管的栅极与所述第三控制信号端连接，所述第五晶体管的源极与所述电源端连接，所述第五晶体管的漏极与所述第二节点连接。
  12. 根据权利要求6所述的像素补偿电路，其中所述发光控制模块包括：第六晶体管；其中，
    所述第六晶体管的栅极与所述第三控制信号端连接，所述第六晶体管的源极与所述驱动模块的输出端连接，所述第六晶体管的漏极与所述发光器件的阳极连接。
  13. 一种显示装置，其包括一像素补偿电路，所述像素补偿电路包括：发光器件、驱动模块、复位模块、参考电压写入模块、数据电压写入模块、电源电压写入模块以及发光控制模块；
    所述复位模块的控制端与复位信号端连接，输入端与第一节点连接，输出端接地；用于对所述第一节点进行复位；
    所述参考电压写入模块的控制端与第一控制信号端连接，输入端与参考电压端连接，输出端与第二节点连接；用于对所述第二节点进行复位以及将所述参考电压端输出的参考电压写入所述第二节点；
    所述数据电压写入模块的控制端与第二控制信号端连接，输入端与数据电压端连接，输出端与所述第一节点连接；用于将所述数据电压端输出的数据电压与阈值电压的差值写入所述第一节点；
    所述电源电压写入模块的控制端与第三控制信号端连接，输入端与电源电压端连接，输出端与所述第二节点连接；用于将所述电源电压端输出的电源电压写入所述第二节点；
    所述发光控制模块的控制端与所述第三控制信号端连接，输入端与所述驱动模块的输出端连接，输出端与所述发光器件的阳极连接；用于控制所述驱动模块驱动所述发光器件发光；
    所述驱动模块的第一输入端与所述第一节点连接，第二输入端与所述第二节点连接；
    所述发光器件的阴极接地。
  14. 根据权利要求13所述的显示装置，其中所述驱动模块包括：驱动晶体管和存储电容；其中，
    所述驱动晶体管的栅极与所述第一节点连接，所述驱动晶体管的源极与所述第二节点连接，所述驱动晶体管的漏极与所述发光控制模块的输入端连接；
    所述存储电容连接于所述第一节点与所述第二节点之间。
  15. 根据权利要求13所述的显示装置，其中所述复位模块包括：第一晶体管；其中，
    所述第一晶体管的栅极与所述复位控制信号端连接，所述第一晶体管的源极与所述第一节点连接，所述第一晶体管的漏极接地。
  16. 根据权利要求13所述的显示装置，其中所述参考电压写入模块包括：第二晶体管；其中，
    所述第二晶体管的栅极与所述第一控制信号端连接，所述第二晶体管的源极与所述参考电压端连接，所述第二晶体管的漏极与所述第二节点连接。
  17. 根据权利要求13所述的显示装置，其中所述数据电压写入模块包括：第三晶体管和第四晶体管；其中，
    所述第三晶体管的栅极与所述第二控制信号端连接，所述第三晶体管的源极与所述数据电压端连接，所述第三晶体管的漏极与所述第四晶体管的源极连接；
    所述第四晶体管的栅极和漏极均与所述第一节点连接。
  18. 根据权利要求13所述的显示装置，其中所述电源电压写入模块包括：第五晶体管；其中，
    所述第五晶体管的栅极与所述第三控制信号端连接，所述第五晶体管的源极与所述电源端连接，所述第五晶体管的漏极与所述第二节点连接。
  19. 根据权利要求13所述的显示装置，其中所述发光控制模块包括：第六晶体管；其中，
    所述第六晶体管的栅极与所述第三控制信号端连接，所述第六晶体管的源极与所述驱动模块的输出端连接，所述第六晶体管的漏极与所述发光器件的阳极连接。
PCT/CN2017/100703 2017-07-25 2017-09-06 一种像素补偿电路及显示装置 WO2019019276A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/577,179 US10192489B1 (en) 2017-07-25 2017-09-06 Pixel compensation circuit and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710613403.7 2017-07-25
CN201710613403.7A CN107331345A (zh) 2017-07-25 2017-07-25 一种像素补偿电路及显示装置

Publications (1)

Publication Number Publication Date
WO2019019276A1 true WO2019019276A1 (zh) 2019-01-31

Family

ID=60227339

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/100703 WO2019019276A1 (zh) 2017-07-25 2017-09-06 一种像素补偿电路及显示装置

Country Status (3)

Country Link
US (1) US10192489B1 (zh)
CN (1) CN107331345A (zh)
WO (1) WO2019019276A1 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107342044B (zh) * 2017-08-15 2020-03-03 上海天马有机发光显示技术有限公司 像素电路、显示面板和像素电路的驱动方法
CN107481676B (zh) * 2017-09-30 2020-09-08 上海天马有机发光显示技术有限公司 一种像素电路的驱动方法、显示面板以及显示装置
CN109887464B (zh) * 2017-12-06 2021-09-21 京东方科技集团股份有限公司 像素电路及其驱动方法、显示面板和显示设备
CN107919091B (zh) * 2018-01-03 2019-11-22 京东方科技集团股份有限公司 一种oled像素驱动电路及驱动方法、oled显示装置
CN110070825B (zh) 2018-06-14 2020-10-09 友达光电股份有限公司 像素电路
CN110060635A (zh) * 2019-04-08 2019-07-26 深圳市华星光电半导体显示技术有限公司 像素电路及oled显示面板
KR20210148538A (ko) * 2020-05-29 2021-12-08 삼성디스플레이 주식회사 표시 장치
CN112435624B (zh) * 2020-11-12 2022-09-02 合肥维信诺科技有限公司 像素驱动电路、像素驱动电路的驱动方法和显示面板
CN112837654A (zh) * 2021-03-22 2021-05-25 上海天马有机发光显示技术有限公司 一种像素电路及其驱动方法、显示面板和显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8982017B2 (en) * 2011-09-05 2015-03-17 Lg Display Co., Ltd. Pixel circuit of organic light emitting diode display device for compensating for a characteristic deviation of a driving thin film transistor
CN104835453A (zh) * 2015-05-28 2015-08-12 京东方科技集团股份有限公司 一种像素电路、驱动方法及显示装置
CN105845081A (zh) * 2016-06-12 2016-08-10 京东方科技集团股份有限公司 像素电路、显示面板及驱动方法
CN106486063A (zh) * 2016-10-26 2017-03-08 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板和显示装置
CN106652903A (zh) * 2017-03-03 2017-05-10 京东方科技集团股份有限公司 一种oled像素电路及其驱动方法、显示装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI425472B (zh) * 2011-11-18 2014-02-01 Au Optronics Corp 像素電路及其驅動方法
CN104409047B (zh) * 2014-12-18 2017-01-18 合肥鑫晟光电科技有限公司 像素驱动电路、像素驱动方法和显示装置
CN105448244B (zh) * 2016-01-04 2018-04-06 京东方科技集团股份有限公司 像素补偿电路及amoled显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8982017B2 (en) * 2011-09-05 2015-03-17 Lg Display Co., Ltd. Pixel circuit of organic light emitting diode display device for compensating for a characteristic deviation of a driving thin film transistor
CN104835453A (zh) * 2015-05-28 2015-08-12 京东方科技集团股份有限公司 一种像素电路、驱动方法及显示装置
CN105845081A (zh) * 2016-06-12 2016-08-10 京东方科技集团股份有限公司 像素电路、显示面板及驱动方法
CN106486063A (zh) * 2016-10-26 2017-03-08 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板和显示装置
CN106652903A (zh) * 2017-03-03 2017-05-10 京东方科技集团股份有限公司 一种oled像素电路及其驱动方法、显示装置

Also Published As

Publication number Publication date
US20190035332A1 (en) 2019-01-31
US10192489B1 (en) 2019-01-29
CN107331345A (zh) 2017-11-07

Similar Documents

Publication Publication Date Title
WO2019019276A1 (zh) 一种像素补偿电路及显示装置
WO2020027445A1 (ko) 화소 회로 및 이를 포함하는 표시 장치
WO2019019503A1 (zh) 一种像素补偿电路
WO2019024256A1 (zh) 具有温度补偿功能的amoled显示面板及显示装置
WO2018188135A1 (zh) 一种像素补偿电路及显示装置
WO2019037232A1 (zh) 一种 oled 像素电路及减缓 oled 器件老化的方法
WO2019010900A1 (zh) Amoled 像素驱动电路及 amoled 像素驱动方法
WO2016090670A1 (zh) 一种扫描驱动电路
WO2019010766A1 (zh) 一种 amoled 像素驱动电路及像素驱动方法
WO2014193015A1 (ko) 전압 보상형 화소회로 및 그 구동방법
WO2018192026A1 (zh) 扫描驱动电路
WO2020062556A1 (zh) 伽马电压调节电路及显示装置
WO2015088152A1 (ko) 유기발광 표시장치의 휘도 편차 보상장치 및 보상방법
WO2016074303A1 (zh) 一种扫描驱动电路
WO2020075969A1 (ko) 표시 장치
WO2020036307A1 (ko) 픽셀 회로 및 이를 포함하는 표시 장치
WO2019132216A1 (en) Electroluminescent display device and method for driving the same
WO2017015982A1 (zh) 一种液晶显示面板及装置
WO2014193102A1 (ko) 시프트 회로, 시프트 레지스터 및 표시장치
WO2020098064A1 (zh) 控制电路、显示装置及控制电路的控制方法
WO2016101299A1 (zh) 一种液晶显示面板的源极驱动电路及液晶显示器
WO2019017626A1 (ko) 표시장치, 센싱회로 및 소스드라이버집적회로
TW201933320A (zh) 一種掃描驅動電路、掃描驅動器及顯示裝置
WO2019033612A1 (zh) 一种有机发光二极管显示器的驱动方法及装置
WO2017024604A1 (zh) 一种有机发光二极管显示器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17919196

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17919196

Country of ref document: EP

Kind code of ref document: A1