WO2016029618A1 - 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路 - Google Patents

基于Rikitake系统的四维无平衡点超混沌系统及模拟电路 Download PDF

Info

Publication number
WO2016029618A1
WO2016029618A1 PCT/CN2015/000263 CN2015000263W WO2016029618A1 WO 2016029618 A1 WO2016029618 A1 WO 2016029618A1 CN 2015000263 W CN2015000263 W CN 2015000263W WO 2016029618 A1 WO2016029618 A1 WO 2016029618A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
multiplier
operational amplifier
resistor
grounded
Prior art date
Application number
PCT/CN2015/000263
Other languages
English (en)
French (fr)
Inventor
李敏
Original Assignee
李敏
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 李敏 filed Critical 李敏
Publication of WO2016029618A1 publication Critical patent/WO2016029618A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols

Definitions

  • the invention relates to a chaotic system and an analog circuit, in particular to a non-equilibrium hyperchaotic system and an analog circuit based on a three-dimensional Rikitake chaotic system.
  • the existing hyperchaotic system is generally based on a three-dimensional chaotic system with three equilibrium points, adding one dimension to form a four-dimensional hyperchaotic system with at least one equilibrium point, and a four-dimensional hyperchaotic system without balance points.
  • the present invention proposes a four-dimensional hyperchaotic system without balance point based on the three-dimensional Rikitake chaotic system, and implements it with analog circuits, which provides a new method for the application of chaotic systems in communication and other engineering fields. And ideas.
  • the technical problem to be solved by the present invention is to provide a non-equilibrium hyperchaotic system and an analog circuit based on a three-dimensional Rikitake chaotic system, and the present invention adopts the following technical means to achieve the object of the invention:
  • a four-dimensional unbalanced point hyperchaotic system based on the Rikitake chaotic system characterized in that it comprises the following steps:
  • the analog circuit system is constructed, and the multiplier U3, U4, and U5 are used to implement the multiplication operation by using the operational amplifier U1, the operational amplifier U2, and the resistor and the capacitor to form an inverting adder and an inverting integrator.
  • the constant input is implemented by using a 1V DC power supply, the operational amplifier U1 and the operational amplifier U2 adopt LF347N, and the multipliers U3, U4 and U5 adopt AD633JN;
  • the operational amplifier U1 is connected to an operational amplifier U2, a multiplier U3, and a multiplier U2.
  • the operational amplifier U2 is connected to a multiplier U5, a direct current power supply, and an operational amplifier U1.
  • the multiplier U3 is connected to an operational amplifier U1, the multiplier U4. Connected to an operational amplifier U1, the multiplier U5 is connected to an operational amplifier U2, and the 1V DC power supply is connected to an operational amplifier Large unit U2;
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor R6, and is connected to the sixth pin through the resistor R8, the third, fifth, ten, and 12th pins are grounded, and the fourth pin is connected to the VCC.
  • the 11th pin is connected to VEE
  • the 6th pin is connected to the 7th pin through the capacitor C2
  • the 7th pin is connected to the output y
  • the 6th pin is connected through the resistor R10
  • the first lead of the multiplier U3 is connected.
  • the pin is connected to the third pin of the multiplier U5, the eighth pin outputs x, is connected to the ninth pin through the capacitor C1, is connected to the first pin of the multiplier U4, and is connected to the first pin of the multiplier U5.
  • the first, second, thirteen, and fourteen pins of the operational amplifier U2 are left floating, the third, fifth, tenth, and twelfth pins are grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, and the sixth pin is passed through the capacitor.
  • C4 is connected to the 7th pin, the 7th pin outputs w, the resistor R1 is connected to the 13th pin of U1, the 8th pin is connected to the output z, and the 3rd pin of the multiplier U3 is connected to the multiplier
  • the third pin of U4, the ninth pin is connected to the eighth pin through the capacitor C3, and is grounded after being connected to the 1V power supply through the resistor R12;
  • the first pin of the multiplier U3 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh lead The pin is connected to the 13th pin of U1 through the resistor R2, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the eighth pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh reference The pin is connected to the second pin of U1 through resistor R7, and the eighth pin is connected to VCC.
  • the first pin of the multiplier U5 is connected to the eighth pin of U1
  • the third pin is connected to the seventh pin of U1
  • the second, fourth, and sixth pins are grounded
  • the fifth pin is connected to VEE
  • the seventh lead The pin is connected to the 9th pin of U2 through the resistor R11, and the 8th pin is connected to VCC.
  • An analog circuit of a four-dimensional unbalanced point hyperchaotic system based on a Rikitake chaotic system characterized in that it consists of an operational amplifier U1, an operational amplifier U2 and a multiplier U3, a multiplier U4, a multiplier U5, and a 1V DC power supply;
  • the operational amplifier U1 is connected to an operational amplifier U2, a multiplier U3, and a multiplier U2.
  • the operational amplifier U2 is connected to a multiplier U5, a direct current power supply, and an operational amplifier U1.
  • the multiplier U3 is connected to an operational amplifier U1, the multiplier U4.
  • Connected to the operational amplifier U1, the multiplier U5 is connected to the operational amplifier U2, the 1V DC power supply is connected to the operational amplifier U2, the operational amplifier U1 and the operational amplifier U2 using LF347D, the multiplier U3, U4 and U5 using AD633JN;
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor R6, and is connected to the sixth pin through the resistor R8, the third, fifth, ten, and 12th pins are grounded, and the fourth pin is connected to the VCC.
  • the 11th pin is connected to VEE
  • the 6th pin is connected to the 7th pin through the capacitor C2
  • the 7th pin is connected to the output y
  • the 6th pin is connected through the resistor R10
  • the first lead of the multiplier U3 is connected.
  • the pin is connected to the third pin of the multiplier U5, the eighth pin outputs x, is connected to the ninth pin through the capacitor C1, and is connected to the first pin of the multiplier U4, and is connected to the first pin of the multiplier U4.
  • the first, second, thirteen, and fourteen pins of the operational amplifier U2 are left floating, the third, fifth, tenth, and twelfth pins are grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, and the sixth pin is passed through the capacitor.
  • C4 is connected to the 7th pin, the 7th pin outputs w, the resistor R1 is connected to the 13th pin of U1, the 8th pin is connected to the output z, and the 3rd pin of the multiplier U3 is connected to the multiplier
  • the third pin of U4, the ninth pin is connected to the eighth pin through the capacitor C3, and is grounded after being connected to the 1V power supply through the resistor R12;
  • the first pin of the multiplier U3 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh lead The pin is connected to the 13th pin of U1 through the resistor R2, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the eighth pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh reference The pin is connected to the second pin of U1 through resistor R7, and the eighth pin is connected to VCC.
  • the first pin of the multiplier U5 is connected to the eighth pin of U1
  • the third pin is connected to the seventh pin of U1
  • the second, fourth, and sixth pins are grounded
  • the fifth pin is connected to VEE
  • the seventh lead The pin is connected to the 9th pin of U2 through the resistor R11, and the 8th pin is connected to VCC.
  • the beneficial result of the invention is that a four-dimensional hyperchaotic system without balance point is proposed based on the three-dimensional Rikitake chaotic system, and is realized by analog circuit, which provides a new kind of chaotic system for communication and other engineering fields. Methods and ideas.
  • FIG. 1 is a schematic diagram of a circuit connection structure according to a preferred embodiment of the present invention.
  • a four-dimensional unbalanced point hyperchaotic system based on the Rikitake chaotic system characterized in that it comprises the following steps:
  • the analog circuit system is constructed, and the multiplier U3, U4, and U5 are used to implement the multiplication operation by using the operational amplifier U1, the operational amplifier U2, and the resistor and the capacitor to form an inverting adder and an inverting integrator.
  • the constant input is implemented by using a 1V DC power supply, the operational amplifier U1 and the operational amplifier U2 adopt LF347N, and the multipliers U3, U4 and U5 adopt AD633JN;
  • the operational amplifier U1 is connected to an operational amplifier U2, a multiplier U3, and a multiplier U2.
  • the operational amplifier U2 is connected to a multiplier U5, a direct current power supply, and an operational amplifier U1.
  • the multiplier U3 is connected to an operational amplifier U1, the multiplier U4. Connected to the operational amplifier U1, the multiplier U5 is connected to the operational amplifier U2, the 1V DC power supply is connected to the operational amplifier U2;
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor R6, and is connected to the sixth pin through the resistor R8, the third, fifth, ten, and 12th pins are grounded, and the fourth pin is connected to the VCC.
  • the 11th pin is connected to VEE
  • the 6th pin is connected to the 7th pin through the capacitor C2
  • the 7th pin is connected to the output y
  • the 6th pin is connected through the resistor R10
  • the first lead of the multiplier U3 is connected.
  • the pin is connected to the third pin of the multiplier U5, the eighth pin outputs x, is connected to the ninth pin through the capacitor C1, is connected to the first pin of the multiplier U4, and is connected to the first pin of the multiplier U5.
  • the first, second, thirteen, and fourteen pins of the operational amplifier U2 are left floating, the third, fifth, tenth, and twelfth pins are grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, and the sixth pin is passed through the capacitor.
  • C4 is connected to the 7th pin, the 7th pin outputs w, the resistor R1 is connected to the 13th pin of U1, the 8th pin is connected to the output z, and the 3rd pin of the multiplier U3 is connected to the multiplier
  • the third pin of U4, the ninth pin is connected to the eighth pin through the capacitor C3, and is grounded after being connected to the 1V power supply through the resistor R12;
  • the first pin of the multiplier U3 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh lead The pin is connected to the 13th pin of U1 through the resistor R2, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the eighth pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh reference The pin is connected to the second pin of U1 through resistor R7, and the eighth pin is connected to VCC.
  • the first pin of the multiplier U5 is connected to the eighth pin of U1
  • the third pin is connected to the seventh pin of U1
  • the second, fourth, and sixth pins are grounded
  • the fifth pin is connected to VEE
  • the seventh lead The pin is connected to the 9th pin of U2 through the resistor R11, and the 8th pin is connected to VCC.
  • An analog circuit of a four-dimensional unbalanced point hyperchaotic system based on a Rikitake chaotic system characterized in that it consists of an operational amplifier U1, an operational amplifier U2 and a multiplier U3, a multiplier U4, a multiplier U5, and a 1V DC power supply;
  • the operational amplifier U1 is connected to an operational amplifier U2, a multiplier U3, and a multiplier U2.
  • the operational amplifier U2 is connected to a multiplier U5, a direct current power supply, and an operational amplifier U1.
  • the multiplier U3 is connected to an operational amplifier U1, the multiplier U4.
  • Connected to an operational amplifier U1, the multiplier U5 is connected to an operational amplifier U2, and the 1V DC power supply is connected to an operational amplifier
  • the U2, the operational amplifier U1 and the operational amplifier U2 adopt LF347D, and the multipliers U3, U4 and U5 adopt AD633JN;
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor R6, and is connected to the sixth pin through the resistor R8, the third, fifth, ten, and 12th pins are grounded, and the fourth pin is connected to the VCC.
  • the 11th pin is connected to VEE
  • the 6th pin is connected to the 7th pin through the capacitor C2
  • the 7th pin is connected to the output y
  • the 6th pin is connected through the resistor R10
  • the first lead of the multiplier U3 is connected.
  • the pin is connected to the third pin of the multiplier U5, the eighth pin outputs x, is connected to the ninth pin through the capacitor C1, and is connected to the first pin of the multiplier U4, and is connected to the first pin of the multiplier U4.
  • the first, second, thirteen, and fourteen pins of the operational amplifier U2 are left floating, the third, fifth, tenth, and twelfth pins are grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, and the sixth pin is passed through the capacitor.
  • C4 is connected to the 7th pin, the 7th pin outputs w, the resistor R1 is connected to the 13th pin of U1, the 8th pin is connected to the output z, and the 3rd pin of the multiplier U3 is connected to the multiplier
  • the third pin of U4, the ninth pin is connected to the eighth pin through the capacitor C3, and is grounded after being connected to the 1V power supply through the resistor R12;
  • the first pin of the multiplier U3 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh lead The pin is connected to the 13th pin of U1 through the resistor R2, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the eighth pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh reference The pin is connected to the second pin of U1 through resistor R7, and the eighth pin is connected to VCC.
  • the first pin of the multiplier U5 is connected to the eighth pin of U1
  • the third pin is connected to the seventh pin of U1
  • the second, fourth, and sixth pins are grounded
  • the fifth pin is connected to VEE
  • the seventh lead The pin is connected to the 9th pin of U2 through the resistor R11, and the 8th pin is connected to VCC.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Stereophonic System (AREA)

Abstract

一种基于三维Rikitake混沌系统的四维无平衡点超混沌系统及模拟电路，利用运算放大器U1、运算放大器U2及电阻和电容构成反相加法器和反相积分器，利用乘法器U3、U4和U5实现乘法运算，利用1V直流电源实现常数输入，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3、U4和U5采用AD633JN，所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放大器U2，在三维Rikitake混沌系统的基础上，提出了一个无平衡点的四维超混沌系统，并用模拟电路进行了实现，为混沌系统应用于通信等工程领域提供了一种新的方法和思路。

Description

基于Rikitake系统的四维无平衡点超混沌系统及模拟电路 技术领域
本发明涉及一个混沌系统及模拟电路，特别涉及一个基于三维Rikitake混沌系统的无平衡点超混沌系统及模拟电路。
背景技术
目前，已有的超混沌系统一般是在具有三个平衡点的三维混沌系统的基础上，增加一维，形成具有至少有一个平衡点的四维超混沌系统，无平衡点的四维超混沌系统还没有被提出，本发明在三维Rikitake混沌系统的基础上，提出了一个无平衡点的四维超混沌系统，并用模拟电路进行了实现，为混沌系统应用于通信等工程领域提供了一种新的方法和思路。
发明内容
本发明要解决的技术问题是提供一种基于三维Rikitake混沌系统的无平衡点超混沌系统及模拟电路，本发明采用如下技术手段实现发明目的：
1、基于Rikitake混沌系统的四维无平衡点超混沌系统，其特征是在于，包括以下步骤：
(1)三维Rikitake混沌系统i为：
Figure PCTCN2015000263-appb-000001
(2)在三维Rikitake混沌系统i的基础上，增加一个微分方程dw/dt＝-kx，并把w反馈到系统i的第一个方程上，获得混沌系统ii
Figure PCTCN2015000263-appb-000002
(3)根据无平衡点超混沌系统ii构造模拟电路系统，利用运算放大器U1、运算放大器U2及电阻和电容构成反相加法器和反相积分器，利用乘法器U3、U4和U5实现乘法运算，利用1V直流电源实现常数输入，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3、U4和U5采用AD633JN；
所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放 大器U2；
所述运算放大器U1的第1引脚通过电阻R6与第2引脚相接，通过电阻R8与第6引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C2与第7引脚相接，第7引脚接输出y，通过电阻R10与第6引脚相接，接乘法器U3的第1引脚，接乘法器U5的第3引脚，第8引脚输出x，通过电容C1与第9引脚相接，接乘法器U4的第1引脚，接乘法器U5的第1引脚，通过电阻R9与第6引脚相接，通过电阻R4与第9引脚相接，通过电阻R13与U2的第6引脚相接，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R5与第9引脚相接；
所述运算放大器U2的第1、2、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C4与第7引脚相接，第7引脚输出w，通过电阻R1与U1的第13引脚相接，第8引脚接输出z，接乘法器U3的第3引脚，接乘法器U4的第3引脚，第9引脚通过电容C3与第8引脚相接，通过电阻R12接1V电源后接地；
所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R2接U1第13引脚，第8引脚接VCC；
所述乘法器U4的第1引脚接U1的第8脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R7接U1第2引脚，第8引脚接VCC。
所述乘法器U5的第1引脚接U1的第8脚，第3引脚接U1的第7引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC。
2、基于Rikitake混沌系统的四维无平衡点超混沌系统的模拟电路，其特征是在于，由运算放大器U1、运算放大器U2和乘法器U3、乘法器U4、乘法器U5及1V直流电源组成；
所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放大器U2，所述运算放大器U1和运算放大器U2采用LF347D，所述乘法器U3、U4和U5采用AD633JN；
所述运算放大器U1的第1引脚通过电阻R6与第2引脚相接，通过电阻R8与第6引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C2与第7引脚相接，第7引脚接输出y，通过电阻R10与第6引脚相接，接乘法器U3的第1引脚，接乘法器U5的第3引脚，第8引脚输出x，通过电容C1与第9引脚相接，接乘法器U4的第1引脚，接乘法器U4的第1引脚，通过电阻R9与第6引脚相接，通过电阻R4与U1 的第9引脚相接，通过电阻R13与U2的第6引脚相接，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R5与第9引脚相接；
所述运算放大器U2的第1、2、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C4与第7引脚相接，第7引脚输出w，通过电阻R1与U1的第13引脚相接，第8引脚接输出z，接乘法器U3的第3引脚，接乘法器U4的第3引脚，第9引脚通过电容C3与第8引脚相接，通过电阻R12接1V电源后接地；
所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R2接U1第13引脚，第8引脚接VCC；
所述乘法器U4的第1引脚接U1的第8脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R7接U1第2引脚，第8引脚接VCC。
所述乘法器U5的第1引脚接U1的第8脚，第3引脚接U1的第7引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC。
本发明的有益果是：在三维Rikitake混沌系统的基础上，提出了一个无平衡点的四维超混沌系统，并用模拟电路进行了实现，为混沌系统应用于通信等工程领域提供了一种新的方法和思路。
附图说明
图1为本发明优选实施例的电路连接结构示意图。
图2和图3为本发明的电路实际连接图。
具体实施方式
下面结合附图和优选实施例对本发明作更进一步的详细描述，参见图1-图3。
1、基于Rikitake混沌系统的四维无平衡点超混沌系统，其特征是在于，包括以下步骤：
(1)三维Rikitake混沌系统i为：
Figure PCTCN2015000263-appb-000003
(2)在三维Rikitake混沌系统i的基础上，增加一个微分方程dw/dt＝-kx，并把w反馈到系统i的第一个方程上，获得混沌系统ii
Figure PCTCN2015000263-appb-000004
(3)根据无平衡点超混沌系统ii构造模拟电路系统，利用运算放大器U1、运算放大器U2及电阻和电容构成反相加法器和反相积分器，利用乘法器U3、U4和U5实现乘法运算，利用1V直流电源实现常数输入，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3、U4和U5采用AD633JN；
所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放大器U2；
所述运算放大器U1的第1引脚通过电阻R6与第2引脚相接，通过电阻R8与第6引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C2与第7引脚相接，第7引脚接输出y，通过电阻R10与第6引脚相接，接乘法器U3的第1引脚，接乘法器U5的第3引脚，第8引脚输出x，通过电容C1与第9引脚相接，接乘法器U4的第1引脚，接乘法器U5的第1引脚，通过电阻R9与第6引脚相接，通过电阻R4与第9引脚相接，通过电阻R13与U2的第6引脚相接，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R5与第9引脚相接；
所述运算放大器U2的第1、2、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C4与第7引脚相接，第7引脚输出w，通过电阻R1与U1的第13引脚相接，第8引脚接输出z，接乘法器U3的第3引脚，接乘法器U4的第3引脚，第9引脚通过电容C3与第8引脚相接，通过电阻R12接1V电源后接地；
所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R2接U1第13引脚，第8引脚接VCC；
所述乘法器U4的第1引脚接U1的第8脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R7接U1第2引脚，第8引脚接VCC。
所述乘法器U5的第1引脚接U1的第8脚，第3引脚接U1的第7引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC。
2、基于Rikitake混沌系统的四维无平衡点超混沌系统的模拟电路，其特征是在于，由运算放大器U1、运算放大器U2和乘法器U3、乘法器U4、乘法器U5及1V直流电源组成；
所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放 大器U2，所述运算放大器U1和运算放大器U2采用LF347D，所述乘法器U3、U4和U5采用AD633JN；
所述运算放大器U1的第1引脚通过电阻R6与第2引脚相接，通过电阻R8与第6引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C2与第7引脚相接，第7引脚接输出y，通过电阻R10与第6引脚相接，接乘法器U3的第1引脚，接乘法器U5的第3引脚，第8引脚输出x，通过电容C1与第9引脚相接，接乘法器U4的第1引脚，接乘法器U4的第1引脚，通过电阻R9与第6引脚相接，通过电阻R4与U1的第9引脚相接，通过电阻R13与U2的第6引脚相接，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R5与第9引脚相接；
所述运算放大器U2的第1、2、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C4与第7引脚相接，第7引脚输出w，通过电阻R1与U1的第13引脚相接，第8引脚接输出z，接乘法器U3的第3引脚，接乘法器U4的第3引脚，第9引脚通过电容C3与第8引脚相接，通过电阻R12接1V电源后接地；
所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R2接U1第13引脚，第8引脚接VCC；
所述乘法器U4的第1引脚接U1的第8脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R7接U1第2引脚，第8引脚接VCC。
所述乘法器U5的第1引脚接U1的第8脚，第3引脚接U1的第7引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC。
电路中电阻R1＝R12＝100kΩ，R2＝R3＝R5＝R6＝R7＝R8＝R11＝10kΩ，R4＝R10＝50kΩ，R9＝20kΩ，R13＝2000kΩ，C1＝C2＝C3＝C4＝10nF。
当然，上述说明并非对本发明的限制，本发明也不仅限于上述举例，本技术领域的普通技术人员在本发明的实质范围内所做出的变化、改型、添加或替换，也属于本发明的保护范围。

Claims (2)

  1. 基于Rikitake系统的四维无平衡点超混沌系统，其特征是在于，包括以下步骤：
    (1)Rikitake三维混沌系统i为：
    Figure PCTCN2015000263-appb-100001
        μ＝2，a＝5
    (2)在三维混沌系统i的基础上，增加一个微分方程dw/dt＝-kx，并把w反馈到系统i的第一个方程上，获得混沌系统ii
    Figure PCTCN2015000263-appb-100002
       μ＝2，a＝5，k＝0.05
    (3)根据无平衡点超混沌系统ii构造模拟电路系统，利用运算放大器U1、运算放大器U2及电阻和电容构成反相加法器和反相积分器，利用乘法器U3、U4和U5实现乘法运算，利用1V直流电源实现常数输入，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3、U4和U5采用AD633JN；
    所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放大器U2；
    所述运算放大器U1的第1引脚通过电阻R6与第2引脚相接，通过电阻R8与第6引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C2与第7引脚相接，第7引脚接输出y，通过电阻R10与第6引脚相接，接乘法器U3的第1引脚，接乘法器U5的第3引脚，第8引脚输出x，通过电容C1与第9引脚相接，接乘法器U4的第1引脚，接乘法器U5的第1引脚，通过电阻R9与第6引脚相接，通过电阻R4与第9引脚相接，通过电阻R13与U2的第6引脚相接，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R5与第9引脚相接；
    所述运算放大器U2的第1、2、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C4与第7引脚相接，第7引脚输出w，通过电阻R1与U1的第13引脚相接，第8引脚接输出z，接乘法器U3的第3引脚，接乘法器U4的第3引脚，第9引脚通过电容C3与第8引脚相接，通过电阻R12接1V电源后接地；
    所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引 脚均接地，第5引脚接VEE，第7引脚通过电阻R2接U1第13引脚，第8引脚接VCC；
    所述乘法器U4的第1引脚接U1的第8脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R7接U1第2引脚，第8引脚接VCC。
    所述乘法器U5的第1引脚接U1的第8脚，第3引脚接U1的第7引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC。
  2. 基于Rikitake系统的四维无平衡点超混沌系统的模拟电路，其特征是在于，由运算放大器U1、运算放大器U2和乘法器U3、乘法器U4、乘法器U5及1V直流电源组成；
    所述运算放大器U1连接运算放大器U2、乘法器U3和乘法器U4，所述运算放大器U2连接乘法器U5、直流电源和运算放大器U1，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U1，所述乘法器U5连接运算放大器U2，所述1V直流电源连接运算放大器U2，所述运算放大器U1和运算放大器U2采用LF347D，所述乘法器U3、U4和U5采用AD633JN；
    所述运算放大器U1的第1引脚通过电阻R6与第2引脚相接，通过电阻R8与第6引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C2与第7引脚相接，第7引脚接输出y，通过电阻R10与第6引脚相接，接乘法器U3的第1引脚，接乘法器U5的第3引脚，第8引脚输出x，通过电容C1与第9引脚相接，接乘法器U4的第1引脚，接乘法器U4的第1引脚，通过电阻R9与第6引脚相接，通过电阻R4与U1的第9引脚相接，通过电阻R13与U2的第6引脚相接，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R5与第9引脚相接；
    所述运算放大器U2的第1、2、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚通过电容C4与第7引脚相接，第7引脚输出w，通过电阻R1与U1的第13引脚相接，第8引脚接输出z，接乘法器U3的第3引脚，接乘法器U4的第3引脚，第9引脚通过电容C3与第8引脚相接，通过电阻R12接1V电源后接地；
    所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R2接U1第13引脚，第8引脚接VCC；
    所述乘法器U4的第1引脚接U1的第8脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R7接U1第2引脚，第8引脚接VCC。
    所述乘法器U5的第1引脚接U1的第8脚，第3引脚接U1的第7引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC。
PCT/CN2015/000263 2014-08-30 2015-04-14 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路 WO2016029618A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410437460.0 2014-08-30
CN201410437460.0A CN104184575A (zh) 2014-08-30 2014-08-30 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路

Publications (1)

Publication Number Publication Date
WO2016029618A1 true WO2016029618A1 (zh) 2016-03-03

Family

ID=51965340

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/000263 WO2016029618A1 (zh) 2014-08-30 2015-04-14 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路

Country Status (2)

Country Link
CN (1) CN104184575A (zh)
WO (1) WO2016029618A1 (zh)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107437989A (zh) * 2016-05-22 2017-12-05 杨景美 线性化Sprott B混沌系统为一次和三次项的电路
CN109347614A (zh) * 2018-09-18 2019-02-15 安顺学院 一种异分数阶超混沌系统及其电路实现
CN110611560A (zh) * 2019-09-18 2019-12-24 湘潭大学 一种三维非自治混沌模型及电路
CN111079365A (zh) * 2019-12-12 2020-04-28 杭州电子科技大学 一种反正切三角函数忆阻器电路模型
CN112152774A (zh) * 2019-06-28 2020-12-29 天津科技大学 一种能产生四涡卷混沌流的非哈密顿系统及其电路实现
CN113242117A (zh) * 2021-05-31 2021-08-10 南开大学 一种带有耗散项的保守混沌系统及电路
CN113872749A (zh) * 2021-09-29 2021-12-31 南开大学 一种具有4簇保守混沌流的系统及电路

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104184575A (zh) * 2014-08-30 2014-12-03 胡春华 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路
CN105119711A (zh) * 2015-09-09 2015-12-02 王宏国 基于Rikitake系统的四维无平衡点超混沌系统自适应同步方法及电路
CN105262579A (zh) * 2015-09-09 2016-01-20 王晓红 基于Rikitake系统的无平衡点四维超混沌系统自适应同步方法及电路
CN105681020A (zh) * 2016-03-12 2016-06-15 常州大学 一种基于无平衡点忆阻系统的超混沌隐藏振荡电路
CN109412542B (zh) * 2018-12-10 2022-11-04 中国航发南方工业有限公司 压力信号调理电路及电子控制器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5930364A (en) * 1996-03-29 1999-07-27 Daewoo Heavy Industries Ltd. Synchronized chaotic system and communication system using synchronized chaotic system
US20060269057A1 (en) * 2005-05-26 2006-11-30 Groove Mobile, Inc. Systems and methods for high resolution signal analysis and chaotic data compression
CN103684746A (zh) * 2014-01-03 2014-03-26 滨州学院 一个无平衡点的四维超混沌系统及模拟电路实现
CN104184575A (zh) * 2014-08-30 2014-12-03 胡春华 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105634724B (zh) * 2014-01-07 2019-02-26 滨州学院 一个具有2个平衡点的双翼吸引子混沌电路

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5930364A (en) * 1996-03-29 1999-07-27 Daewoo Heavy Industries Ltd. Synchronized chaotic system and communication system using synchronized chaotic system
US20060269057A1 (en) * 2005-05-26 2006-11-30 Groove Mobile, Inc. Systems and methods for high resolution signal analysis and chaotic data compression
CN103684746A (zh) * 2014-01-03 2014-03-26 滨州学院 一个无平衡点的四维超混沌系统及模拟电路实现
CN104184575A (zh) * 2014-08-30 2014-12-03 胡春华 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107437989A (zh) * 2016-05-22 2017-12-05 杨景美 线性化Sprott B混沌系统为一次和三次项的电路
CN109347614A (zh) * 2018-09-18 2019-02-15 安顺学院 一种异分数阶超混沌系统及其电路实现
CN112152774A (zh) * 2019-06-28 2020-12-29 天津科技大学 一种能产生四涡卷混沌流的非哈密顿系统及其电路实现
CN112152774B (zh) * 2019-06-28 2022-08-02 天津科技大学 一种能产生四涡卷混沌流的非哈密顿系统的构建方法
CN110611560A (zh) * 2019-09-18 2019-12-24 湘潭大学 一种三维非自治混沌模型及电路
CN110611560B (zh) * 2019-09-18 2023-09-12 湘潭大学 一种三维非自治混沌模型及电路
CN111079365A (zh) * 2019-12-12 2020-04-28 杭州电子科技大学 一种反正切三角函数忆阻器电路模型
CN111079365B (zh) * 2019-12-12 2023-11-10 杭州电子科技大学 一种反正切三角函数忆阻器的仿真器
CN113242117A (zh) * 2021-05-31 2021-08-10 南开大学 一种带有耗散项的保守混沌系统及电路
CN113872749A (zh) * 2021-09-29 2021-12-31 南开大学 一种具有4簇保守混沌流的系统及电路
CN113872749B (zh) * 2021-09-29 2023-12-29 南开大学 一种具有4簇保守混沌流的系统

Also Published As

Publication number Publication date
CN104184575A (zh) 2014-12-03

Similar Documents

Publication Publication Date Title
WO2016029618A1 (zh) 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路
WO2016029617A1 (zh) 基于五项最简混沌系统的四维无平衡点超混沌系统及模拟电路
WO2016029616A1 (zh) 基于五项最简混沌系统的无平衡点四维超混沌系统及模拟电路
WO2016029619A1 (zh) 基于Rikitake系统的无平衡点四维超混沌系统及模拟电路
CN103684746B (zh) 一个无平衡点的四维超混沌系统的构造方法及模拟电路
WO2015123803A1 (zh) 一种分数阶次不同的经典chen混沌切换系统方法及电路
Duan et al. Cauchy problem on the Vlasov-Fokker-Planck equation coupled with the compressible Euler equations through the friction force
Liu et al. Monotone iterative technique for Riemann–Liouville fractional integro-differential equations with advanced arguments
Mingtao Global well-posedness of the 2D incompressible micropolar fluid flows with partial viscosity and angular viscosity
CN103731256B (zh) 一种无平衡点的混沌系统及模拟电路实现
CN104092532B (zh) 基于三维混沌系统的无平衡点超混沌系统及模拟电路
WO2016187739A1 (zh) 一种反馈不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
MX2017006736A (es) Dispositivo de calculo electronico para efectuar aritmetica ofuscada.
Si et al. Defect correction finite element method for the stationary incompressible magnetohydrodynamics equation
Xu et al. A scaling invariant regularity criterion for the 3D incompressible magneto-hydrodynamics equations
Ye et al. Order two superconvergence of the CDG method for the Stokes equations on triangle/tetrahedron
CN103731129A (zh) 一个具有2个平衡点的双翼吸引子混沌系统及电路
WO2016033917A1 (zh) 一种通用混沌系统的电路设计
WO2016187738A1 (zh) 一种不同变量的利于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2016187742A1 (zh) 一种不同反馈的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
Jia et al. Remarks on the regularity criteria of weak solutions to the three-dimensional micropolar fluid equations
CN205210173U (zh) 一种电网电压同步电路
Yi Exact solution of Navier-Stokes equations
MY175081A (en) A system and method for auto-generate cloud resource provision application
Gala A note on the Liouville type theorem for the smooth solutions of the stationary Hall-MHD system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15835222

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15835222

Country of ref document: EP

Kind code of ref document: A1