WO2014036721A1 - 一种液晶显示面板及其制造方法 - Google Patents

一种液晶显示面板及其制造方法 Download PDF

Info

Publication number
WO2014036721A1
WO2014036721A1 PCT/CN2012/081121 CN2012081121W WO2014036721A1 WO 2014036721 A1 WO2014036721 A1 WO 2014036721A1 CN 2012081121 W CN2012081121 W CN 2012081121W WO 2014036721 A1 WO2014036721 A1 WO 2014036721A1
Authority
WO
WIPO (PCT)
Prior art keywords
conductive layer
sub
insulating layer
conductive
liquid crystal
Prior art date
Application number
PCT/CN2012/081121
Other languages
English (en)
French (fr)
Inventor
施明宏
李征华
许哲豪
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to DE201211006778 priority Critical patent/DE112012006778T5/de
Priority to US13/642,530 priority patent/US9025117B2/en
Publication of WO2014036721A1 publication Critical patent/WO2014036721A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer

Definitions

  • the present invention relates to the field of liquid crystal display, and in particular to a liquid crystal display panel and a method of fabricating the same.
  • liquid crystal display panels have become the most mainstream display panels available today.
  • the effective display area of the liquid crystal display panel Active The periphery of Area
  • These large-area metals are prone to static build-up during the manufacturing process.
  • the accumulated static electricity easily destroys the components of the relatively fragile effective display area, resulting in waste of materials and increased production costs. .
  • the technical problem to be solved by the present invention is to provide a liquid crystal display panel and a method of manufacturing the same, which can avoid the risk of static electricity caused by a large-area metal layer wiring in the manufacturing process of the liquid crystal display panel.
  • the present invention adopts a technical solution to provide a liquid crystal display panel including: a first conductive layer, a first insulating layer, a second conductive layer, a second insulating layer, and a third conductive layer.
  • the first conductive layer includes at least two first sub-conducting regions that are disposed apart from each other, and the first conductive layer is a metal conductive layer.
  • the first insulating layer is disposed on the first conductive layer, and the first insulating layer is provided with at least two first through holes corresponding to the at least two first sub-conductive regions, such that at least two of the first sub-conductive regions pass through at least two The first through holes are partially exposed.
  • the second conductive layer is disposed on the first insulating layer, and includes at least two second sub-conducting regions disposed apart from each other, and the second conductive layer is a metal conductive layer.
  • the second insulating layer is provided with at least two second via holes corresponding to the second sub-conducting region, such that the at least two second sub-conducting regions pass through the at least two second sub-conducting regions via the at least two second via holes respectively Partially exposed.
  • the third conductive layer is electrically connected to the at least two first sub-conducting regions and the at least two second sub-conducting regions through the first through holes and the second through holes, and the third conductive layer is an indium tin oxide transparent conductive layer.
  • At least two first sub-conducting regions are strip structures arranged in parallel.
  • At least two second sub-conducting regions are strip structures arranged in parallel.
  • the first conductive layer, the second conductive layer and the third conductive layer are disposed on the periphery of the effective display area of the liquid crystal display panel.
  • the liquid crystal display panel includes: a first conductive layer, a first insulating layer, a second conductive layer, and a second insulating layer; The third conductive layer.
  • the first conductive layer includes at least two first sub-conducting regions that are disposed apart from each other.
  • the first insulating layer is disposed on the first conductive layer.
  • the first insulating layer is provided with at least two first through holes corresponding to the at least two first sub-conducting regions, such that at least two of the first sub-conducting regions are partially exposed through the at least two first through holes, respectively.
  • the second conductive layer is disposed on the first insulating layer.
  • the second insulating layer is disposed on the second conductive layer, and the second insulating layer is disposed on the second insulating layer such that the second conductive layer is exposed through the second via portion.
  • the third conductive layer is disposed on the first insulating layer and the second insulating layer and electrically connects the at least two first sub-conducting regions and the second conductive layer through the first through holes and the second through holes.
  • At least two first sub-conducting regions are strip structures arranged in parallel.
  • the second conductive layer comprises at least two second sub-conducting regions which are disposed in a disconnected manner
  • the second insulating layer is provided with at least two second through holes corresponding to the second sub-conducting regions, such that at least two second sub-portions
  • the conductive region is partially exposed through the at least two second via holes
  • the third conductive layer electrically connects the at least two first sub-conductive regions and the two second sub-conductive regions through the first via and the second via.
  • At least two second sub-conducting regions are strip structures arranged in parallel.
  • the first conductive layer and the second conductive layer are metal conductive layers, and the third conductive layer is an indium tin oxide transparent conductive layer.
  • the first conductive layer, the second conductive layer and the third conductive layer are disposed on the periphery of the effective display area of the liquid crystal display panel.
  • the manufacturing method includes the steps of: forming a first conductive layer, and cutting the first conductive layer into at least two first sub-conducting regions disposed at break; forming a first insulating layer on the first conductive layer, and Forming at least two first via holes corresponding to the at least two first sub-conducting regions on an insulating layer such that at least two first sub-conducting regions are partially exposed through the at least two first via holes respectively; Forming a second conductive layer thereon; forming a second insulating layer on the second conductive layer, and forming a second via hole on the second insulating layer such that the second conductive layer is exposed through the second via portion; in the first insulating layer And forming a third conductive layer on the second insulating layer, so that the third conductive layer electrically connects the at least two first sub-conductive regions and the second conductive layer through the first
  • the step of forming the second conductive layer on the first insulating layer comprises: cutting the second conductive layer into at least two second sub-conductive regions that are disposed apart from each other.
  • Forming the second insulating layer on the second conductive layer includes: forming at least two second via holes corresponding to the second sub-conductive region on the second insulating layer such that at least two second sub-conductive regions pass through at least two The second through holes are partially exposed.
  • Forming the third conductive layer on the first insulating layer and the second insulating layer includes: causing the third conductive layer to electrically connect the at least two first sub-conducting regions and the two second portions through the first through holes and the second through holes Sub-conducting area.
  • the first conductive layer and the second conductive layer are metal conductive layers, and the third conductive layer is an indium tin oxide transparent conductive layer.
  • the first conductive layer, the second conductive layer and the third conductive layer are disposed on the periphery of the effective display area of the liquid crystal display panel.
  • the invention has the beneficial effects that the present invention can avoid the large area of the liquid crystal display panel during the manufacturing process by deliberately cutting the large first conductive layer into a plurality of first sub-conducting regions.
  • FIG. 1 is a schematic structural view of a liquid crystal display panel according to a first embodiment of the present invention
  • FIG. 2 is a schematic structural view of a liquid crystal display panel according to a second embodiment of the present invention.
  • FIG. 3 is a flow chart showing a method of manufacturing a liquid crystal display panel according to a third embodiment of the present invention.
  • FIG. 4 is a flow chart showing a method of manufacturing a liquid crystal display panel according to a fourth embodiment of the present invention.
  • Fig. 5 is a view showing the structure of an effective display area of a liquid crystal display panel according to a fifth embodiment of the present invention.
  • FIG. 1 is a schematic structural view of a liquid crystal display panel according to a first embodiment of the present invention.
  • the liquid crystal display panel 1 includes a first conductive layer 10, a first insulating layer 11, a second conductive layer 12, a second insulating layer 13, and a third conductive layer 14.
  • the first conductive layer 10 includes two first sub-conducting regions 101, 102.
  • the two first sub-conducting regions 101, 102 are disconnected.
  • the two first sub-conducting regions 101, 102 are preferably strip-shaped structures arranged in parallel.
  • the first sub-conducting regions may also be multiple, that is, the plurality of first sub-conducting regions are disconnected, and the plurality of first sub-conducting regions are also strip-shaped structures arranged in parallel.
  • the first insulating layer 11 is disposed on the first conductive layer 10, and the first insulating layer 11 is provided with two first through holes 110, 111 corresponding to the two first sub-conductive regions 101, 102.
  • the first via hole 110 is disposed on the first insulating layer 11 above the first sub-conducting region 101, and the first via hole 111 is disposed on the first insulating layer 11 above the first sub-conducting region 102.
  • the first via hole 110 partially exposes the first sub-conducting region 101, and the first via hole 111 partially exposes the first sub-conducting region 102.
  • the number of the first via holes disposed on the first insulating layer is the same as the number of the first sub-conducting regions, and one-to-one correspondence, such that each of the first sub-conducting regions passes through the first via portion. leak.
  • the second conductive layer 12 is disposed on the first insulating layer 11 above the first sub-conductive region 101. Also, the second conductive layer 12 does not cover the first via hole 110.
  • the second insulating layer 13 is disposed on the second conductive layer 12.
  • the second insulating layer 13 is provided with a second through hole 130, and the second conductive layer 12 is partially exposed through the second through hole 130.
  • the third conductive layer 14 is disposed on the first insulating layer 11 and the second insulating layer 13.
  • the third conductive layer 14 covers the first through hole 110, the first through hole 111, and the second through hole 130, and electrically connects the two first sub-conducting regions 101 through the first through holes 110, 111 and the second through holes 130. And 102 and the second conductive layer 12.
  • the first sub-conducting region 101, the first sub-conducting region 102, and the second conductive layer 12 are electrically connected by the third conductive layer 14 as a medium.
  • the first conductive layer 10 and the second conductive layer 12 are preferably metal conductive layers.
  • the third conductive layer 14 is preferably an indium tin oxide transparent conductive layer.
  • the present invention can avoid the occurrence of a large-area first conductive layer in the manufacturing process of the liquid crystal display panel by intentionally cutting the large-area first conductive layer into a plurality of first sub-conductive regions. The risk of static electricity.
  • the liquid crystal display panel 2 is a schematic structural view of a liquid crystal display panel according to a second embodiment of the present invention.
  • the liquid crystal display panel 2 includes a first conductive layer 20, a first insulating layer 21, a second conductive layer 22, a second insulating layer 23, and a third conductive layer 24.
  • the first conductive layer 20 includes two first sub-conducting regions 201, 202, and the two first sub-conducting regions 201, 202 are disconnected.
  • the two first sub-conducting regions 201, 202 are preferably strip-shaped structures arranged in parallel.
  • the first sub-conducting region may also be plural, the plurality of first sub-conducting regions are also disconnected, and the plurality of first sub-conducting regions are also strip-shaped structures arranged in parallel.
  • the first insulating layer 21 is disposed on the first conductive layer 20, and the first insulating layer 21 is provided with two first through holes 211, 212 corresponding to the two first sub-conductive regions 201, 202.
  • the first via hole 211 is disposed on the first insulating layer 21 above the first sub-conducting region 201, and the first via hole 212 is disposed on the first insulating layer 21 above the first sub-conducting region 202.
  • the first through hole 211 partially exposes the first sub-conductive region 201, and the first through hole 212 partially exposes the first sub-conductive region 202.
  • the number of the first via holes disposed on the first insulating layer is the same as the number of the first sub-conducting regions, and one-to-one correspondence, such that each of the first sub-conducting regions passes through the first via portion. leak.
  • the second conductive layer 22 is disposed on the first insulating layer 21.
  • the second conductive layer 22 includes a second sub-conducting region 221 and a second sub-conducting region 222, and the second sub-conducting region 221 is disconnected from the second sub-conducting region 222, and the second sub-portion
  • the conductive region 221 and the second sub-conductive region 222 are strip structures arranged in parallel.
  • the second sub-conducting region may also be plural, the plurality of second sub-conducting regions are also disconnected, and the plurality of second sub-conducting regions are also strip-shaped structures arranged in parallel.
  • the second insulating layer 23 is disposed on the second conductive layer 22.
  • the second via layer 231 is disposed on the second insulating layer 23 above the second sub-conducting region 221 such that the second sub-conducting region 221 is partially exposed through the second via hole 231.
  • the second insulating layer 23 above the second sub-conductive region 222 is provided with a second through hole 232 such that the second sub-conductive region 222 is partially exposed through the second through hole 232.
  • the number of the second via holes disposed on the second insulating layer is the same as the number of the second sub-conductive regions, and one-to-one correspondence, such that each second sub-conductive region passes through the second via portion. leak.
  • the third conductive layer 24 is disposed on the first insulating layer 21 and the second insulating layer 23.
  • the third conductive layer 24 covers the first through hole 211 , the first through hole 212 , the second through hole 231 , and the second through hole 232 , and is electrically connected to the first through the first through holes 211 , 212 and the second through hole 231 .
  • the first sub-conducting region 201, the first sub-conducting region 202, the second sub-conducting region 221, and the second sub-conducting region 222 are electrically connected by the third conductive layer 24 as a medium.
  • the first conductive layer 20 and the second conductive layer 22 are preferably metal conductive layers, and the third conductive layer 24 is preferably an indium tin oxide transparent conductive layer.
  • the present invention further cuts the large-area second conductive layer into a plurality of second sub-conducting regions, thereby avoiding the risk of static electricity caused by the presence of the large-area second conductive layer in the manufacturing process of the liquid crystal display panel. .
  • FIG. 3 is a flowchart of a method of manufacturing a liquid crystal display panel according to a third embodiment of the present invention.
  • the method of manufacturing the liquid crystal display panel includes the following steps:
  • Step 31 Form a first conductive layer, and cut the first conductive layer into at least two first sub-conducting regions that are disconnected.
  • the first conductive layer is preferably a metal conductive layer
  • the at least two first sub-conductive regions are preferably strip-shaped structures arranged in parallel.
  • Step 32 forming a first insulating layer on the first conductive layer, and forming at least two first via holes corresponding to the at least two first sub-conductive regions on the first insulating layer, so that at least two first sub-conducting layers The region is partially exposed through at least two first through holes.
  • Step 33 Form a second conductive layer on the first insulating layer corresponding to one of the first sub-conducting regions of the at least two first sub-conducting regions.
  • the second conductive layer is preferably a metal layer, and the second conductive layer does not cover the first via.
  • Step 34 forming a second insulating layer on the second conductive layer, and forming a second via hole on the second insulating layer, so that the second conductive layer is exposed through the second via portion.
  • Step 35 forming a third conductive layer on the first insulating layer and the second insulating layer, so that the third conductive layer electrically connects the two first sub-conductive regions and the second conductive layer through the first through hole and the second through hole .
  • the third conductive layer is preferably an indium tin oxide transparent conductive layer.
  • FIG. 4 is a flowchart of a method of manufacturing a liquid crystal display panel according to a fourth embodiment of the present invention.
  • the method of manufacturing the liquid crystal display panel includes the following steps:
  • Step 41 Form a first conductive layer, and cut the first conductive layer into at least two first sub-conducting regions that are disconnected.
  • the first conductive layer is preferably a metal conductive layer
  • the at least two first sub-conductive regions are preferably strip-shaped structures arranged in parallel.
  • Step 42 forming a first insulating layer on the first conductive layer, and forming at least two first via holes corresponding to the at least two first sub-conductive regions on the first insulating layer, so that at least two first sub-conducting layers The region is partially exposed through at least two first through holes.
  • Step 43 Form a second conductive layer on the first insulating layer, and cut the second conductive layer into at least two second sub-conductive regions that are disconnected.
  • the second conductive layer is preferably a metal layer.
  • at least two of the second sub-conducting regions do not cover the corresponding at least two first via holes.
  • the two second sub-conducting regions are strip structures arranged in parallel.
  • the number of the second sub-conducting regions is less than or equal to the number of the first sub-conducting regions.
  • Step 44 forming a second insulating layer on the second conductive layer, and forming at least two second via holes corresponding to the at least two second sub-conductive regions on the second insulating layer, so that at least two second sub-conducting regions Partially exposed through at least two second through holes.
  • Step 45 forming a third conductive layer on the first insulating layer and the second insulating layer, so that the third conductive layer electrically connects the two first sub-conducting regions and the two second through the first through holes and the second through holes Sub-conducting area.
  • the third conductive layer is preferably an indium tin oxide transparent conductive layer.
  • FIG. 5 is a schematic structural diagram of an effective display area of a liquid crystal display panel according to a fifth embodiment of the present invention.
  • the first conductive layer, the second conductive layer, and the third conductive layer are disposed on the periphery 51 of the effective display region 50 of the liquid crystal display panel 5.
  • the first conductive layer which is originally a large-area metal layer is intentionally cut into two broken first sub-conducting regions, thereby avoiding static electricity accumulation during the manufacturing process of the liquid crystal display panel and causing static electricity to effectively display the area.
  • the destruction of the components, at the same time, the arrangement of the via holes and the third conductive layer ensures the normal electrical continuity of the metal layer in a large area.
  • the present invention can avoid the risk of static electricity caused by large-area metal layer wiring during the manufacturing process of the liquid crystal display panel by intentionally cutting a large first conductive layer into a plurality of first sub-conductive regions.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

一种液晶显示面板（1）及其制造方法，其包括：第一导电层（10）、第一绝缘层（11）、第二导电层（12）、第二绝缘层（13）以及第三导电层（14）。第一导电层（10）包括断开设置的至少两个第一子导电区（101、102）。第一绝缘层（11）设置于第一导电层（10）上，其上设置有对应于第一子导电区（101、102）的第一通孔（110、111）。第二导电层（12）设置于第一绝缘层（11）上。第二绝缘层（13）设置于第二导电层（12）上，其上设置有第二通孔（130）。第三导电层（14）设置于第一与第二绝缘层（11、12）上且电连接第一子导电区（101、102）与第二导电层（12）。

Description

一种液晶显示面板及其制造方法
【技术领域】
本发明涉及液晶显示领域，特别是涉及一种液晶显示面板及其制造方法。
【背景技术】
随着科技的发展，液晶显示面板已经成为现今最主流的显示面板。目前，在液晶显示面板的有效显示区域（Active Area）的外围往往有较大面积的金属层布线，这些大面积金属容易在制造过程中产生静电积累，积累的静电很容易破坏相对脆弱的有效显示区域的元件，导致材料的浪费，增加生产成本。
因此，需要提供一种液晶显示面板及其制造方法，以解决上述问题。
【发明内容】
本发明主要解决的技术问题是提供一种液晶显示面板及其制造方法，能够避免液晶显示板的制造过程中由大面积的金属层布线引起的静电风险。
为解决上述技术问题，本发明采用的一个技术方案是：提供一种液晶显示面板，其包括：第一导电层、第一绝缘层、第二导电层、第二绝缘层以及第三导电层。第一导电层包括断开设置的至少两个第一子导电区，第一导电层为金属导电层。第一绝缘层设置于第一导电层上，第一绝缘层上设置有对应于至少两个第一子导电区的至少两个第一通孔，使得至少两个第一子导电区经至少两个第一通孔分别部分外露。第二导电层设置于第一绝缘层上，包括断开设置的至少两个第二子导电区，第二导电层为金属导电层。第二绝缘层上设置有对应于第二子导电区的至少两个第二通孔，使得至少两个第二子导电区经至少两个第二子导电区经至少两个第二通孔分别部分外露。第三导电层通过第一通孔和第二通孔电连接至少两个第一子导电区与至少两个第二子导电区，第三导电层为铟锡氧化物透明导电层。
其中，至少两个第一子导电区为平行设置的条形结构。
其中，至少两个第二子导电区为平行设置的条形结构。
其中，第一导电层、第二导电层以及第三导电层设置于液晶显示面板的有效显示区域的外围。
为解决上述技术问题，本发明采用的又一个技术方案是：提供一种液晶显示面板，其中，液晶显示面板包括：第一导电层、第一绝缘层、第二导电层、第二绝缘层以及第三导电层。第一导电层包括断开设置的至少两个第一子导电区。第一绝缘层设置于第一导电层上。第一绝缘层上设置有对应于至少两个第一子导电区的至少两个第一通孔，使得至少两个第一子导电区经至少两个第一通孔分别部分外露。第二导电层设置于第一绝缘层上。第二绝缘层设置于第二导电层上，第二绝缘层上设置有第二通孔，使得第二导电层经第二通孔部分外露。第三导电层设置于第一绝缘层与第二绝缘层上且通过第一通孔和第二通孔电连接至少两个第一子导电区与第二导电层。
其中，至少两个第一子导电区为平行设置的条形结构。
其中，第二导电层包括断开设置的至少两个第二子导电区，第二绝缘层上设置有对应于第二子导电区的至少两个第二通孔，使得至少两个第二子导电区经至少两个第二通孔分别部分外露，第三导电层通过第一通孔和第二通孔电连接至少两个第一子导电区与两个第二子导电区。
其中，至少两个第二子导电区为平行设置的条形结构。
其中，第一导电层和第二导电层为金属导电层，第三导电层为铟锡氧化物透明导电层。
其中，第一导电层、第二导电层以及第三导电层设置于液晶显示面板的有效显示区域的外围。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种一种液晶显示面板的制造方法。其中，制造方法包括以下步骤：形成第一导电层，并将第一导电层切断为断开设置的至少两个第一子导电区；在第一导电层上形成第一绝缘层，并在第一绝缘层上形成对应于至少两个第一子导电区的至少两个第一通孔，使得至少两个第一子导电区经至少两个第一通孔分别部分外露；在第一绝缘层上形成第二导电层；在第二导电层上形成第二绝缘层，并在第二绝缘层上形成第二通孔，使得第二导电层经第二通孔部分外露；在第一绝缘层和第二绝缘层上形成第三导电层，以使第三导电层通过第一通孔和第二通孔电连接至少两个第一子导电区与第二导电层。
其中，在第一绝缘层上形成第二导电层的步骤包括：将第二导电层切断为断开设置的至少两个第二子导电区。在第二导电层上形成第二绝缘层的步骤包括：在第二绝缘层上形成对应于第二子导电区的至少两个第二通孔，使得至少两个第二子导电区经至少两个第二通孔分别部分外露。在第一绝缘层和第二绝缘层上形成第三导电层的步骤包括：使得第三导电层通过第一通孔和第二通孔电连接至少两个第一子导电区与两个第二子导电区。
其中，第一导电层和第二导电层为金属导电层，第三导电层为铟锡氧化物透明导电层。
其中，第一导电层、第二导电层以及第三导电层设置于液晶显示面板的有效显示区域的外围。
本发明的有益效果是：区别于现有技术的情况，本发明通过将大片的第一导电层刻意的切断为多个第一子导电区，能够避免在液晶显示板的制造过程中由大面积的金属层布线引起的静电风险。
【附图说明】
图1是本发明第一实施例的液晶显示面板的结构示意图；
图2是本发明第二实施例的液晶显示面板的结构示意图；
图3是本发明第三实施例的液晶显示面板的制造方法的流程图；
图4是本发明第四实施例的液晶显示面板的制造方法的流程图；
图5是本发明第五实施例的液晶显示面板的有效显示区域的结构示意图。
【具体实施方式】
请参阅图1，图1是本发明第一实施例的液晶显示面板的结构示意图。在本实施例中，液晶显示面板1包括：第一导电层10、第一绝缘层11、第二导电层12、第二绝缘层13以及第三导电层14。
在本实施例中，第一导电层10包括两个第一子导电区101、102。两个第一子导电区101、102为断开设置。其中，两个第一子导电区101、102优选为平行设置的条形结构。在其他实施例中，第一子导电区也可以是多个，即多个第一子导电区断开设置，并且，多个第一子导电区同样为平行设置的条形结构。
第一绝缘层11设置于第一导电层10上，并且第一绝缘层11上设置有对应于两个第一子导电区101、102的两个第一通孔110、111。其中，第一通孔110设置于第一子导电区101上方的第一绝缘层11上，第一通孔111设置于第一子导电区102上方的第一绝缘层11上。第一通孔110使第一子导电区101部分外露，第一通孔111使第一子导电区102部分外露。在其他实施例中，第一绝缘层上设置的第一通孔的数量与第一子导电区的数量相同，并且一一对应，以使每个第一子导电区经第一通孔部分外漏。
第二导电层12设置于第一子导电区101上方的第一绝缘层11上。并且，第二导电层12未覆盖第一通孔110。
第二绝缘层13设置于第二导电层12上。第二绝缘层13上设置有第二通孔130，并且，第二导电12层通过第二通孔130部分外露。
第三导电层14设置于第一绝缘层11与第二绝缘层13上。其中，第三导电层14覆盖第一通孔110、第一通孔111以及第二通孔130，通过第一通孔110、111和第二通孔130电连接两个第一子导电区101、102与第二导电层12。通过这种结构，使得第一子导电区101、第一子导电区102以及第二导电层12三者之间由第三导电层14作为媒介电连接。
值得注意的是，在本实施例中，第一导电层10和第二导电层12优选为金属导电层。第三导电层14优选为铟锡氧化物透明导电层。
通过上述方式，本发明通过将大面积的第一导电层刻意的切断为多个第一子导电区，能够避免在液晶显示板的制造过程中由大面积的第一导电层的存在而引起的静电风险。
请参阅图2，本发明第二实施例的液晶显示面板的结构示意图。在本实施例中，液晶显示面板2包括：第一导电层20、第一绝缘层21、第二导电层22、第二绝缘层23以及第三导电层24。
在本实施例中，第一导电层20包括两个第一子导电区201、202，并且两个第一子导电区201、202为断开设置。其中，两个第一子导电区201、202优选为平行设置的条形结构。在其他实施例中，第一子导电区也可以是多个，多个第一子导电区也为断开设置，并且，多个第一子导电区同样为平行设置的条形结构。
第一绝缘层21设置于第一导电层20上，并且第一绝缘层21上设置有对应于两个第一子导电区201、202的两个第一通孔211、212。其中，第一通孔211设置于第一子导电区201上方的第一绝缘层21上，第一通孔212设置于第一子导电区202上方的第一绝缘层21上。第一通孔211使第一子导电区201部分外露，第一通孔212使第一子导电区202部分外露。在其他实施例中，第一绝缘层上设置的第一通孔的数量与第一子导电区的数量相同，并且一一对应，以使每个第一子导电区经第一通孔部分外漏。
第二导电层22设置于第一绝缘层21上。具体的，在本实施例中，第二导电层22包括第二子导电区221和第二子导电区222，第二子导电区221与第二子导电区222断开设置，且第二子导电区221和第二子导电区222为平行设置的条形结构。在其他实施例中，第二子导电区也可以是多个，多个第二子导电区也为断开设置，并且，多个第二子导电区同样为平行设置的条形结构。
第二绝缘层23设置于第二导电层22上。其中，第二子导电区221上方的第二绝缘层23上设置有第二通孔231，使得第二子导电区221经第二通孔231部分外露。第二子导电区222上方的第二绝缘层23上设置有第二通孔232，使得第二子导电区222经第二通孔232部分外露。在其他实施例中，第二绝缘层上设置的第二通孔的数量与第二子导电区的数量相同，并且一一对应，以使每个第二子导电区经第二通孔部分外漏。
第三导电层24设置于第一绝缘层21与第二绝缘层23上。第三导电层24覆盖第一通孔211、第一通孔212、第二通孔231以及第二通孔232，通过第一通孔211、212和第二通孔231电连接两个第一子导电区201、202与两个第二子导电区221、222。通过上述结构，使得第一子导电区201、第一子导电区202、第二子导电区221以及第二子导电区222四者之间由第三导电层24作为媒介电连接。
值得注意的是，在本实施例中，第一导电层20和第二导电层22优选为金属导电层，第三导电层24优选为铟锡氧化物透明导电层。
通过上述方式，本发明进一步将大面积的第二导电层切断为多个第二子导电区，能够避免在液晶显示板的制造过程中由大面积的第二导电层的存在而引起的静电风险。
请参阅图3，图3是本发明第三实施例的液晶显示面板的制造方法的流程图。在本实施例中，液晶显示面板的制造方法包括一下步骤：
步骤31：形成第一导电层，并将第一导电层切断为断开设置的至少两个第一子导电区。在本实施例中，第一导电层优选为金属导电层，至少两个第一子导电区优选为平行设置的条形结构。
步骤32：在第一导电层上形成第一绝缘层，并在第一绝缘层上形成对应于至少两个第一子导电区的至少两个第一通孔，使得至少两个第一子导电区经至少两个第一通孔分别部分外露。
步骤33：在至少两个第一子导电区的其中一个第一子导电区对应的上方的第一绝缘层上形成第二导电层。同样的，第二导电层优选为金属层，并且第二导电层未覆盖第一通孔。
步骤34：在第二导电层上形成第二绝缘层，并在第二绝缘层上形成第二通孔，使得第二导电层经第二通孔部分外露。
步骤35：在第一绝缘层和第二绝缘层上形成第三导电层，以使第三导电层通过第一通孔和第二通孔电连接两个第一子导电区与第二导电层。在本实施例中，第三导电层优选为铟锡氧化物透明导电层。
请参阅图4，图4是本发明第四实施例的液晶显示面板的制造方法的流程图。在本实施例中，液晶显示面板的制造方法包括一下步骤：
步骤41：形成第一导电层，并将第一导电层切断为断开设置的至少两个第一子导电区。在本实施例中，第一导电层优选为金属导电层，至少两个第一子导电区优选为平行设置的条形结构。
步骤42：在第一导电层上形成第一绝缘层，并在第一绝缘层上形成对应于至少两个第一子导电区的至少两个第一通孔，使得至少两个第一子导电区经至少两个第一通孔分别部分外露。
步骤43：在第一绝缘层上形成第二导电层，将第二导电层切断为断开设置的至少两个第二子导电区。同样的，第二导电层优选为金属层。并且，至少两个第二子导电区均未覆盖对应的至少两个第一通孔。两个第二子导电区为平行设置的条形结构。优选的，第二子导电区的数量小于或等于第一子导电区的数量。
步骤44：在第二导电层上形成第二绝缘层，在第二绝缘层上形成对应于至少两个第二子导电区的至少两个第二通孔，使得至少两个第二子导电区经至少两个第二通孔分别部分外露。
步骤45：在第一绝缘层和第二绝缘层上形成第三导电层，以使第三导电层通过第一通孔和第二通孔电连接两个第一子导电区与两个第二子导电区。第三导电层优选为铟锡氧化物透明导电层。
请参阅图5，图5是本发明第五实施例的液晶显示面板的有效显示区域的结构示意图。在上述任意一实施例中，第一导电层、第二导电层以及第三导电层设置于液晶显示面板5的有效显示区域50的外围51。
通过上述方式，将原本为大片区域金属层的第一导电层刻意的切断为断开的两个第一子导电区，这样可以避免液晶显示面板的制造过程中的静电积累导致静电对有效显示区域的元件的破坏，同时，通孔和第三导电层的设置保证了大片区域金属层的电气导通性的正常。
区别于现有技术，本发明通过将大片的第一导电层刻意的切断为多个第一子导电区，能够避免在液晶显示板的制造过程中由大面积的金属层布线引起的静电风险。
以上所述仅为本发明的实施方式，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (14)

  1. 一种液晶显示面板，其中，所述液晶显示面板包括：
    第一导电层，所述第一导电层包括断开设置的至少两个第一子导电区，所述第一导电层为金属导电层；
    第一绝缘层，所述第一绝缘层设置于所述第一导电层上，所述第一绝缘层上设置有对应于所述至少两个第一子导电区的至少两个第一通孔，使得所述至少两个第一子导电区经所述至少两个第一通孔分别部分外露；
    第二导电层，所述第二导电层设置于所述第一绝缘层上，包括断开设置的至少两个第二子导电区，所述第二导电层为金属导电层；
    第二绝缘层，所述第二绝缘层设置于所述第二导电层上，所述第二绝缘层上设置有对应于所述第二子导电区的至少两个第二通孔，使得所述至少两个第二子导电区经所述至少两个第二子导电区经所述至少两个第二通孔分别部分外露；
    第三导电层，所述第三导电层通过所述第一通孔和所述第二通孔电连接所述至少两个第一子导电区与所述至少两个第二子导电区，所述第三导电层为铟锡氧化物透明导电层。
  2. 根据权利要求1所述的液晶显示面板，其中，所述至少两个第一子导电区为平行设置的条形结构。
  3. 根据权利要求1所述的液晶显示面板，其中，所述至少两个第二子导电区为平行设置的条形结构。
  4. 根据权利要求1所述的液晶显示面板，其中，所述第一导电层、所述第二导电层以及所述第三导电层设置于所述液晶显示面板的有效显示区域的外围。
  5. 一种液晶显示面板，其中，所述液晶显示面板包括：
    第一导电层，所述第一导电层包括断开设置的至少两个第一子导电区；
    第一绝缘层，所述第一绝缘层设置于所述第一导电层上，所述第一绝缘层上设置有对应于所述至少两个第一子导电区的至少两个第一通孔，使得所述至少两个第一子导电区经所述至少两个第一通孔分别部分外露；
    第二导电层，所述第二导电层设置于所述第一绝缘层上；
    第二绝缘层，所述第二绝缘层设置于所述第二导电层上，所述第二绝缘层上设置有第二通孔，使得所述第二导电层经所述第二通孔部分外露；
    第三导电层，所述第三导电层设置于所述第一绝缘层与所述第二绝缘层上且通过所述第一通孔和所述第二通孔电连接所述至少两个第一子导电区与所述第二导电层。
  6. 根据权利要求5所述的液晶显示面板，其中，所述至少两个第一子导电区为平行设置的条形结构。
  7. 根据权利要求5所述的液晶显示面板，其中，所述第二导电层包括断开设置的至少两个第二子导电区，所述第二绝缘层上设置有对应于所述第二子导电区的至少两个第二通孔，使得所述至少两个第二子导电区经所述至少两个第二通孔分别部分外露，所述第三导电层通过所述第一通孔和所述第二通孔电连接所述至少两个第一子导电区与所述两个第二子导电区。
  8. 根据权利要求7所述的液晶显示面板，其中，所述至少两个第二子导电区为平行设置的条形结构。
  9. 根据权利要求5所述的液晶显示面板，其中，所述第一导电层和所述第二导电层为金属导电层，所述第三导电层为铟锡氧化物透明导电层。
  10. 根据权利要求5所述的液晶显示面板，其中，所述第一导电层、所述第二导电层以及所述第三导电层设置于所述液晶显示面板的有效显示区域的外围。
  11. 一种液晶显示面板的制造方法，其中，所述制造方法包括以下步骤：
    形成第一导电层，并将第一导电层切断为断开设置的至少两个第一子导电区；
    在所述第一导电层上形成第一绝缘层，并在所述第一绝缘层上形成对应于所述至少两个第一子导电区的至少两个第一通孔，使得所述至少两个第一子导电区经所述至少两个第一通孔分别部分外露；
    在所述第一绝缘层上形成第二导电层；
    在所述第二导电层上形成第二绝缘层，并在所述第二绝缘层上形成第二通孔，使得所述第二导电层经所述第二通孔部分外露；
    在所述第一绝缘层和所述第二绝缘层上形成第三导电层，以使所述第三导电层通过所述第一通孔和所述第二通孔电连接所述至少两个第一子导电区与所述第二导电层。
  12. 根据权利要求11所述的液晶显示面板的制造方法，其中，所述在所述第一绝缘层上形成第二导电层的步骤包括：
    将所述第二导电层切断为断开设置的至少两个第二子导电区；
    所述在所述第二导电层上形成第二绝缘层的步骤包括：
    在所述第二绝缘层上形成对应于所述第二子导电区的至少两个第二通孔，使得所述至少两个第二子导电区经所述至少两个第二通孔分别部分外露；
    所述在所述第一绝缘层和所述第二绝缘层上形成第三导电层的步骤包括：
    使得所述第三导电层通过所述第一通孔和所述第二通孔电连接所述至少两个第一子导电区与所述两个第二子导电区。
  13. 根据权利要求11所述的液晶显示面板的制造方法，其中，所述第一导电层和所述第二导电层为金属导电层，所述第三导电层为铟锡氧化物透明导电层。
  14. 根据权利要求11所述的液晶显示面板的制造方法，其中，所述第一导电层、所述第二导电层以及所述第三导电层设置于所述液晶显示面板的有效显示区域的外围。
PCT/CN2012/081121 2012-09-04 2012-09-07 一种液晶显示面板及其制造方法 WO2014036721A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE201211006778 DE112012006778T5 (de) 2012-09-04 2012-09-07 Flüssigkristallanzeigepaneel und ein Verfahren zur Herstellung desselben
US13/642,530 US9025117B2 (en) 2012-09-04 2012-09-07 Liquid crystal display panel and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210323550.8 2012-09-04
CN201210323550.8A CN102854643B (zh) 2012-09-04 2012-09-04 一种液晶显示面板及其制造方法

Publications (1)

Publication Number Publication Date
WO2014036721A1 true WO2014036721A1 (zh) 2014-03-13

Family

ID=47401367

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/081121 WO2014036721A1 (zh) 2012-09-04 2012-09-07 一种液晶显示面板及其制造方法

Country Status (3)

Country Link
CN (1) CN102854643B (zh)
DE (1) DE112012006778T5 (zh)
WO (1) WO2014036721A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103926761B (zh) * 2013-02-06 2018-07-10 上海中航光电子有限公司 一种用于阵列基板的测试结构及其制造方法
EP3391135B1 (de) * 2015-12-16 2022-05-11 Saint-Gobain Glass France Elektrisch schaltbare verglasung umfassend flächenelektroden mit anisotroper leitfähigkeit
CN106200170A (zh) * 2016-07-08 2016-12-07 深圳市华星光电技术有限公司 Tft液晶显示器件及其制作方法
CN110941124B (zh) * 2019-12-02 2021-06-01 Tcl华星光电技术有限公司 一种阵列基板、阵列基板制程方法及显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002258319A (ja) * 2001-02-28 2002-09-11 Advanced Display Inc 液晶表示装置
CN101154668A (zh) * 2006-09-26 2008-04-02 龙腾光电（控股）有限公司 显示装置用基板及其制造方法、以及显示装置
CN101188899A (zh) * 2006-11-20 2008-05-28 统宝光电股份有限公司 具有静电放电防护结构的系统及其制造方法
CN101217024A (zh) * 2007-01-05 2008-07-09 三星电子株式会社 栅极驱动电路、具有其的液晶显示器以及制造薄膜晶体管基板的方法
CN101814501A (zh) * 2009-02-23 2010-08-25 精工电子有限公司 半导体装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7119411B2 (en) * 2004-02-17 2006-10-10 Au Optronics Corp. Interconnect structure for TFT-array substrate and method for fabricating the same
JP5630729B2 (ja) * 2007-08-31 2014-11-26 Ｎｌｔテクノロジー株式会社 表示装置
CN102331595B (zh) * 2011-06-17 2013-09-04 深圳市华星光电技术有限公司 液晶显示面板、彩色滤光片及其制造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002258319A (ja) * 2001-02-28 2002-09-11 Advanced Display Inc 液晶表示装置
CN101154668A (zh) * 2006-09-26 2008-04-02 龙腾光电（控股）有限公司 显示装置用基板及其制造方法、以及显示装置
CN101188899A (zh) * 2006-11-20 2008-05-28 统宝光电股份有限公司 具有静电放电防护结构的系统及其制造方法
CN101217024A (zh) * 2007-01-05 2008-07-09 三星电子株式会社 栅极驱动电路、具有其的液晶显示器以及制造薄膜晶体管基板的方法
CN101814501A (zh) * 2009-02-23 2010-08-25 精工电子有限公司 半导体装置

Also Published As

Publication number Publication date
DE112012006778T5 (de) 2015-05-07
CN102854643A (zh) 2013-01-02
CN102854643B (zh) 2015-11-25

Similar Documents

Publication Publication Date Title
WO2014036730A1 (zh) 一种显示面板及液晶显示装置
WO2014032324A1 (zh) 一种显示面板以及液晶显示器
WO2010095798A1 (ko) 정전용량 방식의 터치스크린 패널의 제조방법
WO2017024599A1 (zh) 一种具有触控功能的阵列基板及显示装置
WO2019000520A1 (zh) 一种内嵌式触控oled显示装置
WO2014079316A1 (zh) 柔性触控面板结构及其制造方法
WO2011046391A2 (en) Touch panel and manufacturing method thereof
WO2015013994A1 (zh) 显示面板及其扇出线结构
WO2014178542A1 (ko) 터치 스크린 패널의 제조 방법
WO2013067909A1 (zh) 触控面板、触控电极结构及其制作方法
WO2016078101A1 (zh) 显示面板及其制造方法
WO2014059824A1 (zh) 触控面板及其制作方法
WO2014036721A1 (zh) 一种液晶显示面板及其制造方法
WO2018086201A1 (zh) 柔性触摸屏及柔性触摸显示屏
WO2013143197A1 (zh) 液晶显示面板及其制造方法以及液晶显示装置
WO2014153895A1 (zh) 电容式透明导电膜及其制造方法
WO2016095327A1 (zh) 显示器及具有触控功能的面板
WO2019041476A1 (zh) 一种阵列基板及其制作方法、显示面板
WO2013177790A1 (zh) 阵列基板及其制备方法和液晶显示面板
WO2019052008A1 (zh) 一种阵列基板及其制备方法、显示装置
WO2015006959A1 (zh) 显示面板及显示装置
WO2014089823A1 (zh) 显示面板及其走线结构
WO2016173021A1 (zh) 显示面板及显示装置
WO2014121525A1 (zh) 阵列基板、显示装置及阵列基板的制造方法
WO2016008135A1 (zh) 彩色滤光片基板及显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 13642530

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12884018

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 112012006778

Country of ref document: DE

Ref document number: 1120120067789

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12884018

Country of ref document: EP

Kind code of ref document: A1