WO2013145545A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- WO2013145545A1 WO2013145545A1 PCT/JP2013/001084 JP2013001084W WO2013145545A1 WO 2013145545 A1 WO2013145545 A1 WO 2013145545A1 JP 2013001084 W JP2013001084 W JP 2013001084W WO 2013145545 A1 WO2013145545 A1 WO 2013145545A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- well region
- semiconductor device
- region
- silicon carbide
- diode
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 121
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 101
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 101
- 239000010410 layer Substances 0.000 claims description 66
- 239000012535 impurity Substances 0.000 claims description 49
- 239000000758 substrate Substances 0.000 claims description 31
- 239000002344 surface layer Substances 0.000 claims description 15
- 238000010586 diagram Methods 0.000 description 13
- 238000009826 distribution Methods 0.000 description 11
- 230000015556 catabolic process Effects 0.000 description 10
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 8
- 238000000034 method Methods 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/6606—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
Definitions
- the present invention relates to an element structure and a manufacturing method of a semiconductor device which is a power semiconductor device.
- JBS Joint Barrier Schottky
- MPS Merged-Pi Schottky diode
- Patent Document 1 In a JBS diode using a silicon semiconductor, a semiconductor device in which a P-type region includes a high impurity concentration portion (P +) covering an upper portion of a low impurity concentration portion (P ⁇ ) has been known (for example, Patent Document 1).
- Patent Document 1 describes that a JBS diode can be obtained in which minority carrier accumulation in the pn diode portion is small and the reverse recovery time is short.
- Patent Document 2 describes that in a JBS diode using a silicon carbide semiconductor not provided with an insulating region, the pn diode does not conduct when turned on.
- Patent Document 1 when the structure of Patent Document 1 is applied to a wide bandgap semiconductor such as a silicon carbide semiconductor, the built-in potential of the pn diode becomes as large as about 3 V. Therefore, as described in Patent Document 2, Steady-state forward current mainly flows through the Schottky diode.
- the present invention has been made to solve the above-described problems.
- a JBS diode using a wide bandgap semiconductor such as silicon carbide the on-current is high, and the pn diode is easily turned on and is surge resistant.
- An object of the present invention is to obtain a large semiconductor device.
- a semiconductor device of the present invention includes a first conductivity type wide band gap semiconductor substrate, and a first conductivity type drift layer formed on the first main surface of the wide band gap semiconductor substrate and configured by a wide band gap semiconductor.
- a plurality of second conductivity type first well regions formed adjacent to each other at a predetermined interval in a surface layer portion of the drift layer, and the first well on the semiconductor substrate side of the first well region
- a second well region formed adjacent to the region and having a second conductivity type impurity concentration lower than that of the first well region and a width smaller than that of the first well region; and surfaces of the drift layer and the first impurity region
- a Schottky electrode formed on the drift layer and Schottky connected to the drift layer; and an ohmic electrode formed in contact with a second main surface opposite to the first main surface of the semiconductor substrate.
- the pn junction of the pn diode of the wide band gap JBS diode is formed at a location away from the Schottky electrode, and the width of the p-type region is narrowed away from the Schottky electrode. Therefore, a current can be passed through the pn diode with a lower bias voltage, and a current flowing through the Schottky diode can be increased. Therefore, even when a surge current is generated, the surge current can easily flow through the pn diode, the overcurrent can be suppressed from flowing through the Schottky diode, and a semiconductor device with a high switching speed and high surge resistance can be obtained.
- FIG. 6 is a potential distribution diagram for illustrating the operation of the semiconductor device in the first embodiment of the present invention.
- FIG. 6 is a potential distribution diagram for illustrating the operation of the semiconductor device in the first embodiment of the present invention.
- FIG. 6 is a potential distribution diagram for illustrating the operation of the semiconductor device in the first embodiment of the present invention. It is a current ratio diagram for demonstrating operation
- FIG. 7 is an on-current increase rate diagram for illustrating the operation of the semiconductor device in the first embodiment of the present invention. It is an on-current characteristic view of the semiconductor device in the first embodiment of the present invention. It is an off-current characteristic figure of the semiconductor device in Embodiment 1 of this invention.
- 1 is a plan view schematically showing one form of a semiconductor device in Embodiment 1 of the present invention. It is a cross-sectional schematic diagram which represents typically the silicon carbide semiconductor device in Embodiment 2 of this invention. It is an on-current characteristic figure of the semiconductor device in Embodiment 2 of this invention. It is an off-current characteristic figure of the semiconductor device in Embodiment 2 of this invention.
- Embodiment 1 the configuration of the semiconductor device according to the first embodiment of the present invention will be described.
- the first conductivity type is n-type
- the second conductivity type is p-type.
- FIG. 1 is a schematic cross-sectional view of a silicon carbide JBS diode which is a semiconductor device of the present embodiment.
- an n-type drift layer 20 made of a 4H-type silicon carbide material is formed on a first main surface of a low-resistance n-type semiconductor substrate 10 made of a 4H-type silicon carbide material.
- a plurality of p-type first well regions 30 formed adjacent to each other with a predetermined width and a predetermined interval are formed.
- a second well region 40 having a lower p-type impurity concentration than the first well region 30 and a width smaller than the width of the first well region 30 is formed below the first well region 30 (on the semiconductor substrate 10 side).
- An n-type drift layer 20 is formed between the second well region 40 and the semiconductor substrate 10.
- a Schottky electrode 50 is formed on the surfaces of the first well region 30 and the drift layer 20.
- an ohmic electrode 60 is formed on the second main surface opposite to the first main surface of the semiconductor substrate 10 so as to be in contact with the semiconductor substrate 10.
- a p-type termination structure 70 is formed on the surface layer portion of the drift layer 20 at a location around the Schottky electrode 50.
- FIG. 2 is a plan view of the silicon carbide JBS diode which is the semiconductor device of the present embodiment shown in FIG.
- a Schottky electrode 50 is formed on the surface of the drift layer 20.
- a termination structure 70 is formed in the surface layer portion of the drift layer 20 around the Schottky electrode 50.
- a plurality of rectangular first well regions 30 as viewed from above are formed with a predetermined width and a predetermined interval.
- a second well region 40 having a width smaller than the width of the first well region 30 is formed with the center of the first well region 30 being centered.
- the semiconductor substrate 10 has a low resistance n-type
- the (0001) plane has a polytype of 4H on the (0001) plane, and is in the c-axis direction.
- 4H type silicon carbide semiconductor substrate inclined at 8 ° or less.
- N-type silicon carbide semiconductor drift layer 20 contains nitrogen at a concentration of 1 ⁇ 10 13 cm ⁇ 3 to 1 ⁇ 10 16 cm ⁇ 3 as an n-type impurity, and has a thickness of about 10 to 100 ⁇ m.
- the n-type impurity of the semiconductor substrate 10 and the drift layer 20 is nitrogen.
- the p-type first well region 30 includes Al having a concentration of 1 ⁇ 10 17 cm ⁇ 3 to 1 ⁇ 10 18 cm ⁇ 3 as a p-type impurity, and has a depth of 0.1 to 0.5 ⁇ m.
- the p-type second well region 40 includes Al as a p-type impurity, the width thereof is smaller than the width of the first well region 30, and the depth is 0.5 to 6 ⁇ m.
- the concentration of the p-type impurity in the second well region 40 is lower than the concentration of the p-type impurity in the first well region 30, for example, 1 to 2 digits lower.
- the termination structure 70 is mainly a p-type region, and the shape may be appropriately selected from FLR (Field Limiting Ring) in which the cross-sectional shape is rectangular and the cross-sectional shape is discrete. What is necessary is just to also determine the density
- the Schottky electrode 50 is Ti, and the ohmic electrode 60 is Ni.
- FIG. 3 is a schematic cross-sectional view for illustrating a method for manufacturing a JBS diode using a silicon carbide semiconductor which is the semiconductor device of the present embodiment.
- an n-type low-resistance silicon carbide semiconductor substrate 10 containing nitrogen at a concentration of about 1 ⁇ 10 18 cm ⁇ 3 or higher as an n-type impurity is chemically deposited.
- a drift layer composed of silicon carbide having an n-type impurity concentration of 1 ⁇ 10 13 cm ⁇ 3 to 1 ⁇ 10 16 cm ⁇ 3 and a thickness of 1 to 5 ⁇ m is formed by a chemical vapor deposition (CVD) method.
- One region 21 is epitaxially grown.
- the second well region first region 41 is formed by ion-implanting the second conductivity type impurity Al at a predetermined position of the drift layer first region 21.
- a drift layer second region 22 having a thickness of approximately 0.5 to 2 ⁇ m is epitaxially grown.
- the second conductivity type impurity Al is ion-implanted into a position on the plane corresponding to the second well region first region 41 of the drift layer second region 22 to obtain the first.
- a second well region second region 42 connected to the first well region first region 41 is formed.
- the drift layer 20 having a predetermined thickness and the second well region 40 having a predetermined depth are formed.
- the first well region 30 is formed by ion-implanting Al of the second conductivity type impurity at a predetermined position of the second well region 40 formed.
- the termination structure 70 is formed by ion implantation of Al of the second conductivity type impurity, and activation annealing is performed on the ion implanted impurity.
- the activation annealing may be performed under conditions such as a temperature range of 1500 to 2200 ° C. and a time range of 0.5 to 60 minutes.
- a Schottky electrode 50 is formed on the surface of the drift layer 20 or the like by sputtering, and an ohmic electrode 60 is formed on the back surface (second main surface) side of the semiconductor substrate 10 by sputtering, so that the cross section shown in FIG.
- a silicon carbide JBS diode that is a semiconductor device of the present embodiment can be manufactured.
- the silicon carbide JBS diode that is the semiconductor device of the present embodiment, current flows from the Schottky electrode 50 toward the ohmic electrode 60 when turned on, but the potential of the ohmic electrode 60 is higher than the potential of the Schottky electrode 50 when turned off.
- the reverse bias voltage is applied to the pn junction between the n-type drift layer 20 and the p-type first well region 30 or the second well region 40, and the n-type region and p A depletion layer is formed toward the mold region.
- first well region 30 When a rated reverse bias voltage is applied to the silicon carbide JBS diode of the present embodiment, a depletion layer extending from first well region 30 is in contact with Schottky electrode 50 between adjacent first well regions when off. All the 20 surface layer portions are depleted, and the second well region is depleted from both sides in the cross-sectional lateral direction, so that the entire second well region 40 is completely depleted.
- the first well region 30 has a second conductivity type impurity having a higher concentration than the second well region 40, and the width of the first well region 30 is larger than the width of the second well region 40. A region that is not fully depleted, i.e., not depleted, remains.
- FIG. 4 is a schematic cross-sectional view showing a cross-sectional structure of a general silicon carbide JBS diode and a silicon carbide pn diode.
- FIG. 4A is a cross-sectional view of the silicon carbide JBS diode, and FIG. It is a diode of a silicon pn diode.
- the silicon carbide JBS diode corresponds to a silicon carbide JBS diode of the present embodiment in which the second well region 40 is omitted, that is, the second well region 40 remains the drift layer 20.
- the silicon pn diode corresponds to the silicon carbide JBS diode of FIG. 4 and further having the first well region 30 formed on the entire surface.
- n-type drift layers 21 and 22 are formed on semiconductor substrates 11 and 12.
- p-type first well regions 31 and 32 are formed.
- Schottky electrodes 51 and 52 are formed on the surface of the first well regions 31 and 32 or the drift layer 21.
- ohmic electrodes 61 and 62 are formed on the second main surface opposite to the first main surface of the semiconductor substrates 11 and 12 in contact with the semiconductor substrates 11 and 12.
- a plurality of p-type first well regions 31 are discretely formed.
- the p-type first well region 32 is the drift layer 22. It is formed on the entire surface layer.
- FIG. 5 shows a numerical calculation of the potential distribution in the current paths “A”, “B”, and “C” in FIG. 4.
- the anode electrode Schottky electrodes 51, 52
- the cathode electrode ohmic electrodes 61, 62.
- the thickness of the drift layers 21 and 22 is 4 ⁇ m
- the width of the first well region 31 in the cross-sectional lateral direction is 2 ⁇ m
- the interval between the plurality of first well regions 31 is 2 ⁇ m (repetitive pitch is 4 ⁇ m).
- the thickness of the first well regions 31 and 32 was 0.8 ⁇ m.
- the potential distributions of the current paths “A”, “B”, and “C” in FIG. 5 Comparing the potential distributions of the current paths “A”, “B”, and “C” in FIG. 5, the potential distributions of the current paths “B” and “C” having the pn junction are substantially the same, This is different from the current path “A” having no pn junction.
- the built-in potential of the pn junction is as high as about 3V, and the Schottky barrier between the Schottky electrode 51 and the drift layer 21 is large, so that no current flows at 0V bias.
- FIG. 6 shows current paths “A”, “B”, and FIG. 4 when a bias voltage of 3 V is applied between the anode electrodes (Schottky electrodes 51, 52) and the cathode electrodes (ohmic electrodes 61, 62).
- This is a numerical calculation of the potential distribution in “C”, and shows the potential depth distribution.
- the thickness of the drift layers 21 and 22 and the width of the first well region 31 are the same as those in FIG. Comparing the potential distributions of the current paths “A”, “B”, and “C” in FIG. 6, there is a difference in potential distribution between the potential distributions of the current paths “B” and “C” having the pn junction. Has occurred.
- FIG. 6 Comparing the potential distributions of the current paths “A”, “B”, and “C” in FIG. 6, there is a difference in potential distribution between the potential distributions of the current paths “B” and “C” having the pn junction. Has occurred.
- the energy barrier is eliminated by applying a forward bias, and a current flows.
- the energy barrier difference is substantially eliminated in the single silicon carbide pn diode of “C”, and current flows.
- the potential of the n-type region is affected by the current flowing through the current path “A” of the Schottky diode portion of the adjacent silicon carbide JBS diode.
- the potential difference between the p-type region and the n-type region is not reduced as much as “C”. For this reason, when a bias voltage of about 3 V is applied, the pn junction is not turned on and no current flows. In order to turn on the pn junction, it is necessary to apply a higher bias voltage.
- the second well region 40 is provided below the first well region 30. Since the pn junction (the lower end of the second well region 40) is formed at a position away from the Schottky interface (the boundary between the Schottky electrode 50 and the drift layer 20), the potential of the pn junction is set as shown in FIG. The potential of the silicon carbide pn diode can be brought close to the potential difference between the p-type region and the n-type region of the pn junction. Therefore, the pn diode can be turned on by applying a lower bias voltage.
- a great effect can be obtained by setting the depth (length in the longitudinal direction) of the second well region 40 to 3 to 6 ⁇ m. However, although it depends on the thickness of the drift layer 20, if it is 0.5 ⁇ m or more, the effect is obtained.
- the current flowing through the Schottky diode portion is dominant in the on-current. Therefore, if the first well region 30 is formed deep as it is, the Schottky diode portion is turned on. The effect of the current spreading from the Schottky interface (boundary between the Schottky electrode 50 and the drift layer 20) toward the ohmic electrode 60 and the current flowing over the area equivalent to the area of the Schottky interface is suppressed, and the on-current is reduced.
- FIG. 7 shows a general silicon carbide JBS diode whose cross-sectional view is shown in FIG. 4A.
- a predetermined value is applied from the left and right end portions of the first well region 31.
- FIG. It is a figure which showed the ratio which flows in the area
- FIG. 7 shows numerical calculations for the case where the width of the first well region 31 is 4 ⁇ m, 10 ⁇ m, and 30 ⁇ m.
- the first well region 31 is a region having a width of 25% with respect to the entire width of the first well region 31 from the end of the first well region 31, i. It can be seen that 50% or more of the current flowing under all the first well regions 31 flows where the area from the end is 25%. That is, only 50% or less of the current flowing under the first well region 31 flows in 75% of the area of the central portion of the first well region 31, and the on-current density is low here.
- FIG. 8 is a diagram illustrating the on-state of the element when the ratio of the width of the second well region 40 to the width of the first well region 30 is changed in the silicon carbide JBS diode whose sectional view is shown in FIG. It is a figure showing how resistance, ie, resistance at the time of an element's ON, changes.
- the horizontal axis indicates the ratio of the width of the second well region 40 to the width of the first well region 30, and the vertical axis indicates that the width of the second well region 40 is 0, that is, the second well region 40 is formed.
- the rate of increase of the on-resistance of the element with respect to the on-resistance of the element in a non-existing state. .
- the on-resistance increases as the ratio of the width of the second well region 40 to the first well region 30 increases, but when the ratio exceeds approximately 75%, the increase rate of the on-resistance increases. It can be seen that the slope with respect to the ratio is large.
- the on-current flows from directly under the Schottky electrode 50 to the lower part of the first well region 30 and the second well region 40. As a result, the first well region 30 is directly under the first well region 30.
- the width of the second well region 40 smaller than the width of the first well region 30 of the silicon carbide JBS diode having the structure of FIG. I understand.
- the on-current can be increased as compared with the case where an insulating film is provided between the Schottky diode portion and the pn diode portion. More preferably, a portion having a width of 25% from the cross-sectional lateral end of the first well region 30 of the silicon carbide JBS diode having the structure of FIG.
- the differential resistivity is 10 m ⁇ cm 2 or less
- the drift layer 20 having a withstand voltage of 4 KV or more
- the width of the first well region 30 is 4 ⁇ m
- the depth is 0.3 ⁇ m
- the impurity concentration is 2 ⁇ 10 18 cm. ⁇ 3
- the width of the second well region 40 is 3 ⁇ m
- the depth is 6 ⁇ m
- the impurity concentration is 2 ⁇ 10 16 cm ⁇ 3 .
- FIG. 9 compares the on-current characteristics of the silicon carbide JBS diode (conventional structure) having the structure of FIG. 4A and the silicon carbide JBS diode of the present embodiment.
- the current density is higher than that of the conventional structure when the bias voltage is about 7 V or higher.
- FIG. 10 is a comparison of off-current between the silicon carbide JBS diode having the structure of FIG. 4A and the silicon carbide JBS diode of the present embodiment.
- the reverse current density is reduced compared to the conventional structure, the breakdown voltage is increased, and the breakdown voltage at the OFF time is improved.
- first well region 30 containing a relatively high concentration of impurities is deepened as it is.
- the withstand voltage at the time of off is not lowered as in the case of the time, and the withstand voltage at the time of off is improved.
- the pn junction of the pn diode is formed at a location away from the Schottky electrode, and the width of the well region is increased at a location away from the Schottky electrode. Since it is formed narrowly, a current can flow with a low bias voltage by the pn diode, and the current flowing through the Schottky diode can be increased. Therefore, even when a surge current is generated, the surge current easily flows to the pn diode, and overcurrent can be suppressed from flowing to the Schottky diode. Therefore, the switching speed is high, and protection when a large current such as a surge is applied is protected. A semiconductor device with higher functions can be obtained.
- the second well region 40 is completely depleted when the first well region 40 is off, so that the first well region 30 containing a relatively high concentration of impurities is deepened as it is.
- the withstand voltage at the time of OFF does not decrease.
- the silicon carbide JBS diode which is the semiconductor device of the present embodiment the first well region 30 is not completely depleted even when turned off, so that the depletion layer easily spreads in the drift layer 20 between the first well regions 30. A breakdown voltage can be secured.
- a semiconductor device using a silicon carbide semiconductor has been described as an example.
- a semiconductor device using a wide band gap semiconductor such as GaN or diamond has the same effect.
- the silicon carbide semiconductor has the same effect regardless of whether it is a 4C silicon carbide semiconductor or a 3C silicon carbide semiconductor.
- planar structure of the silicon carbide JBS diode of the present embodiment has been described with reference to an example in which the rectangular first well region 30 and the second well region 40 in FIG. 2 are arranged.
- the present invention is not limited thereto, and as shown in a top view in FIG. 11, the first well region 30 and the second well region 40 having a square shape may be arranged vertically and horizontally. In such a case, the width is defined with respect to both the vertical direction and the horizontal direction in the plan view.
- the planar structure is not limited to that shown in FIG. 2, but may be a polygonal shape or a circular shape as viewed from above.
- n-type impurities and p-type impurities include nitrogen and aluminum, but the impurities may be other impurities, the n-type impurity may be phosphorus, and the p-type impurity may be boron.
- Ti has been described as an example of the Schottky electrode 50 and the ohmic electrode 60 is Ni. However, the materials of the Schottky electrode 50 and the ohmic electrode 60 are not limited to these. What is necessary is just to select suitably from Mo, Ni, etc. which carry out Schottky connection with the drift layer 20 of this. In addition, as long as the ohmic electrode 60 is used, another metal may be used as long as the metal is in ohmic contact with the n-type semiconductor substrate 10.
- the depletion layer extending from the first well region 30 depletes all the surface layer portions (Schottky interfaces) of the drift layer 20 in contact with the Schottky electrode 50 between the adjacent first well regions when off.
- the Schottky interface does not need to be completely depleted when turned off, and the Schottky interface does not need to be completely depleted when turned off.
- the second well region 40 is completely depleted when turned off.
- the second well region 40 does not need to be completely depleted when turned off.
- the second well region 40 may not be completely depleted when turned off.
- FIG. FIG. 12 is a schematic cross-sectional view of a silicon carbide JBS diode which is a semiconductor device of the present embodiment.
- the second well region 44 has a region of three levels of impurity concentration gradation in the vertical direction.
- the second well region 44 is formed so that the impurity concentration becomes lower as the depth increases. That is, in the second well region 44, the p-type impurity concentration is lower at a position closest to the semiconductor substrate 10 than a region adjacent to the first well region 30. Since other points are the same as those in the first embodiment, detailed description thereof is omitted.
- the impurity concentration of the first well region 30 is 2 ⁇ 10 18 cm ⁇ 3 and the impurity concentration of the second well region 44 is 2 ⁇ 10 18 cm ⁇ 3 , 2 ⁇ 10 in order from the shallowest.
- the thicknesses of the three regions (44A, 44B, and 44C in order from the shallowest) are set to 2 ⁇ m at 17 cm ⁇ 3 and 2 ⁇ 10 16 cm ⁇ 3 will be described.
- the average impurity concentration of the second well region 44 is lower than the impurity concentration of the first well region 30.
- the silicon carbide JBS diode of FIG. 12 can be manufactured by changing the ion implantation concentration at each stage in the method described in FIG. 3 of the first embodiment.
- FIG. 13 is a comparison of on-currents of the silicon carbide JBS diode having the structure of FIG. 4A, the silicon carbide JBS diode of the first embodiment of FIG. 1, and the silicon carbide JBS diode of the present embodiment (FIG. 1).
- the current density increases from that of the conventional structure when the bias voltage is about 7 V or higher, and compared with the silicon carbide JBS diode of the first embodiment.
- the on-current has increased.
- FIG. 14 also compares the off currents of the silicon carbide JBS diode having the structure of FIG. 4A, the silicon carbide JBS diode of the first embodiment of FIG. 1, and the silicon carbide JBS diode of the present embodiment. Is.
- the reverse current density is reduced, the breakdown voltage is increased, and the breakdown voltage at the time of OFF is improved as compared with the conventional structure. Further, in the silicon carbide JBS diode of the present embodiment, the reverse current density at the time of OFF is reduced as compared with the silicon carbide JBS diode of the first embodiment.
- the on-current can be further increased as compared with the semiconductor device of the first embodiment, and the off characteristics can be improved.
- FIG. 15 is a schematic cross-sectional view of a silicon carbide JBS diode which is a semiconductor device of the present embodiment.
- the width of the second well region 40 of the first embodiment is constant, whereas the second well region 45 has a two-stage width in the vertical direction.
- the second well region 45 is formed so that the width becomes smaller as the depth becomes deeper.
- the width of the second well region 44 is narrower at the location closest to the semiconductor substrate 10 than the region adjacent to the first well region 30. Since other points are the same as those in the first embodiment, detailed description thereof is omitted.
- the first well region 30 has an impurity concentration of 2 ⁇ 10 18 cm ⁇ 3 and the second well region 44 has a width of 3 ⁇ m and 1.5 ⁇ m in order from the shallowest two regions (shallow).
- the thicknesses of 45A and 45B) are set to 3 ⁇ m in this order will be described.
- the silicon carbide JBS diode of FIG. 15 can be manufactured by changing the opening width of the implantation mask at the time of ion implantation in the method described in FIG. 3 of the first embodiment.
- FIG. 16 compares the on-currents of the silicon carbide JBS diode having the structure of FIG. 4A, the silicon carbide JBS diode of the first embodiment of FIG. 1, and the silicon carbide JBS diode of the present embodiment. is there.
- the current density increases from that of the conventional structure when the bias voltage is around 7 V or higher, and is equal to or higher than that of the silicon carbide JBS diode of the first embodiment. Has on-current characteristics.
- FIG. 17 also compares the off-current of the silicon carbide JBS diode having the structure of FIG. 4A, the silicon carbide JBS diode of the first embodiment of FIG. 1, and the silicon carbide JBS diode of the present embodiment. Is.
- the reverse current density is reduced, the breakdown voltage is increased, and the breakdown voltage at the time of OFF is improved as compared with the conventional structure. Further, in the silicon carbide JBS diode of the present embodiment, the reverse current density at the time of OFF is reduced as compared with the silicon carbide JBS diode of the first embodiment.
- the width of the well region is formed narrower at a location away from the Schottky electrode, so that the on-current characteristics can be further improved. it can.
- FIG. 18 is a schematic cross-sectional view of a silicon carbide JBS diode which is a semiconductor device of the present embodiment.
- the impurity concentration of n-type drift layer 20 in the first embodiment is made uniform, but in the surface layer portion of drift layer 20, drift layer 20 is in a region in contact with Schottky electrode 50 rather than drift layer 20.
- An n-type high concentration drift region 80 having a high n-type impurity concentration is formed.
- the high concentration drift region 80 is formed shallower than the second well region 40. Since other points are the same as those of the silicon carbide JBS diode described in the first embodiment, detailed description thereof is omitted.
- the silicon carbide JBS diode shown in FIG. 18 is the surface of the drift layer 20 in the method described in FIG. 3 of the first embodiment, immediately after the final drift layer 20 (epitaxial layer) is formed or after the first well region 30 is formed.
- the n-type high-concentration drift region 80 having an n-type impurity concentration higher than that of the drift layer 20 can be manufactured by ion implantation or the like in a region to be connected to the Schottky electrode 50 later.
- the high concentration drift region 80 may be formed over the entire upper portion of the drift layer 20 as shown in the schematic cross-sectional view of FIG. In this case, the high concentration drift region 80 may be formed not by ion implantation but by epitaxial growth on the drift layer 20. Further, as shown in the schematic cross-sectional view of FIG. 20, the high concentration drift region 80 may be formed only in a part of the region where the first well region 30 is not formed.
- the n-type impurity concentration of high concentration drift region 80 is increased in the region immediately below Schottky electrode 50 that becomes the current path of the on current, the on resistance can be reduced. it can. Further, since the high concentration drift region 80 is formed shallower than the second well region 40 in the surface layer portion of the drift layer 20, it is possible to avoid the bottom surface of the second well region 40 from becoming a high electric field, and the breakdown voltage is greatly deteriorated. Can be prevented.
- the first conductivity type is n-type and the second conductivity type is p-type.
- the present invention is not limited to this, and the first conductivity type is p-type, Even if the conductivity type 2 is n-type, the same effect is obtained.
- depletion indicates that the relationship between the voltage and the impurity concentration is designed so that depletion occurs.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
また、炭化珪素JBSにおいては、pnダイオードがオンしにくいため、サージ電流などが発生してもショットキダイオードにのみサージ電流が流れ、ショットキダイオードに過電流が流れて半導体装置が破壊される場合があった。
まず、本発明の実施の形態1における半導体装置の構成を説明する。ここでは、第1導電型をn型、第2導電型をp型としている。
p型の第1ウェル領域30は、p型不純物として1×1017cm-3~1×1018cm-3の濃度のAlを含み、深さは、0.1~0.5μmである。p型の第2ウェル領域40は、p型不純物としてのAlを含み、その幅は第1ウェル領域30の幅より小さく、深さは、0.5~6μmである。第2ウェル領域40のp型不純物の濃度は、第1ウェル領域30のp型不純物の濃度より少なく、例えば1~2桁少ないものとする。また、終端構造70は、主にp型の領域であり、形状は、断面形状が長方形、断面形状が離散的なFLR(Field Limiting Ring)などから適宜選択されればよく、また、そのそれぞれの部分の濃度も適宜決められればよい。ショットキ電極50はTi、オーミック電極60はNiとした。
まず、図3(a)に示すように、n型不純物として1×1018cm-3程度かこれ以上の濃度の窒素を含有するn型で低抵抗の炭化珪素の半導体基板10上に、化学気相堆積(Chemical Vapor Deposition:CVD)法によりn型の不純物濃度が1×1013cm-3~1×1016cm-3で1~5μmの厚さの炭化珪素で構成されるドリフト層第一領域21をエピタキシャル成長する。
つづいて、図3(b)に示すように、ドリフト層第一領域21の所定の位置に第2導電型不純物のAlをイオン注入することにより第2ウェル領域第一領域41を形成する。
つづいて、図3(d)に示すように、ドリフト層第二領域22の第2ウェル領域第一領域41に対応した平面上の位置に第2導電型不純物のAlをイオン注入することにより第1ウェル領域第一領域41とつながった第2ウェル領域第二領域42を形成する。
次に、ドリフト層20などの表面にショットキ電極50をスパッタ法で形成し、半導体基板10の裏面(第2の主面)側にオーミック電極60をスパッタ法で形成することにより、図1に断面を示すような、本実施の形態の半導体装置である炭化珪素JBSダイオードを製造できる。
また、第1ウェル領域30は、第2ウェル領域40より高濃度の第2導電型不純物を有し、第1ウェル領域30の幅も第2ウェル領域40の幅より大きいので、オフ時においても、完全には空乏化されない、すなわち、空乏化されない領域が残る。
図4は、一般的な炭化珪素JBSダイオードおよび炭化珪素pnダイオードの断面構造を示す断面模式図であり、図4(a)は、炭化珪素JBSダイオードの断面図、図4(b)は、炭化珪素pnダイオードのダイオードである。
JBSダイオードでは、オン電流はショットキ電極50直下から、第1ウェル領域30、及び第2ウェル領域40の下部へ回り込むように流れるが、この結果は、第1ウェル領域30直下では、第1ウェル領域30が無い領域(ショットキダイオード部)に近い第1ウェル領域30の断面横方向の端部に近いほどオン電流の電流密度が高く、その電流が流れる領域が第1ウェル領域30の端部からおよそ25%の領域であることを示している。
より望ましくは、図1(a)の構造の炭化珪素JBSダイオードの第1ウェル領域30の断面横方向端部から25%の幅の部分をショットキダイオードから広がる電流経路としてn型にしておく、すなわち、第2ウェル領域40の断面横方向の幅を第1ウェル領域30の3/4以下にすることにより、オン電流の大幅な低下を招かないようにすることができる。
さらに、本実施の形態の半導体装置である炭化珪素JBSダイオードは、オフ時にも第1ウェル領域30が完全には空乏化しないので、第1ウェル領域30間のドリフト層20に空乏層が広がりやすく耐圧が確保できる。
このように、平面構造は、図2に示したものに限るものではなく、上面から見て多角形や円の形状であってもよい。
また、ショットキ電極50としてTi、オーミック電極60は、Niの例を示して説明したが、ショットキ電極50、オーミック電極60の材料としてはこれらに限るものではなく、ショットキ電極50であれば、n型のドリフト層20とショットキ接続するMo、Ni等から適宜選択すればよい。また、オーミック電極60であれば、n型の半導体基板10とオーミック接続する金属であれば他の金属であってもよい。
また、上記では、オフ時に第1ウェル領域30から延びる空乏層が隣接する第1ウェル領域間のショットキ電極50に接するドリフト層20の表層部(ショットキ界面)を全て空乏化する例を説明したが、耐圧が高くない半導体装置においては、オフ時にショットキ界面が完全に空乏化する必要はなく、オフ時にショットキ界面が完全に空乏化しなくてもよい。
さらに、上記では、オフ時に第2ウェル領域40が完全に空乏化する例を説明したが、耐圧が高くない半導体装置においては、オフ時に第2ウェル領域40が完全に空乏化する必要はなく、オフ時に第2ウェル領域40が完全に空乏化しなくてもよい。
図12は、本実施の形態の半導体装置である炭化珪素JBSダイオードの断面模式図である。図12においては、実施の形態1の第2ウェル領域40の不純物濃度が一定であったのに対し、第2ウェル領域44が縦方向に3段階の不純物濃度階調の領域を有している。第2ウェル領域44の中では、不純物濃度は、深さが深いほど低濃度になるように第2ウェル領域44が形成されている。すなわち、第2ウェル領域44において、第1ウェル領域30に隣接した領域より半導体基板10に最近接した箇所でp型不純物濃度が低くなっている。その他の点については、実施の形態1と同様であるので詳しい説明を省略する。以下の動作説明においては、第1ウェル領域30の不純物濃度が2×1018cm-3で、第2ウェル領域44の不純物濃度が浅い方から順に、2×1018cm-3、2×1017cm-3、2×1016cm-3で、3つの領域(浅い方から順に44A、44B、44C)の厚さがそれぞれ2μmに設定されたものについて説明する。ここでは、第2ウェル領域44の平均不純物濃度が第1ウェル領域30不純物濃度より低くなっている。
図15は、本実施の形態の半導体装置である炭化珪素JBSダイオードの断面模式図である。図12においては、実施の形態1の第2ウェル領域40の幅が一定であったのに対し、第2ウェル領域45が縦方向に2段階の幅を有している。第2ウェル領域45の中で、深さが深いほど幅が小さくなるように第2ウェル領域45が形成されている。すなわち、第2ウェル領域44において、第1ウェル領域30に隣接した領域より半導体基板10に最近接した箇所で幅が狭くなっている。その他の点については、実施の形態1と同様であるので詳しい説明を省略する。以下の動作説明においては、第1ウェル領域30の不純物濃度が2×1018cm-3で、第2ウェル領域44の幅が浅い方から順に、3μm、1.5μmで、2つの領域(浅い方から順に45A、45B)の厚さがそれぞれ3μmに設定されたものについて説明する。
図18は、本実施の形態の半導体装置である炭化珪素JBSダイオードの断面模式図である。図18においては、実施の形態1のn型ドリフト層20の不純物濃度を均一にしていたのに対し、ドリフト層20の表層部でドリフト層20がショットキ電極50と接する領域にドリフト層20よりもn型の不純物濃度が高いn型の高濃度ドリフト領域80が形成されている。高濃度ドリフト領域80は、第2ウェル領域40よりも浅く形成されている。その他の点については実施の形態1で説明した炭化珪素JBSダイオードと同様であるので、詳しい説明を省略する。
また、図20にその断面模式図を示すように、高濃度ドリフト領域80を第1ウェル領域30が形成されていない領域の一部にのみ形成してもよい。
Claims (10)
- 第1導電型のワイドバンドギャップ半導体基板と、
前記ワイドバンドギャップ半導体基板の第1の主面に形成され、ワイドバンドギャップ半導体で構成された第1導電型のドリフト層と、
前記ドリフト層の表層部に、所定の間隔で互いに隣接して形成された、複数の第2導電型の第1ウェル領域と、
前記第1ウェル領域の前記半導体基板側に前記第1ウェル領域に隣接して、前記第1ウェル領域より低い第2導電型不純物濃度、前記第1ウェル領域より小さい幅で形成された第2ウェル領域と、
前記ドリフト層および前記第1不純物領域の表面上に形成され、前記ドリフト層とショットキ接続するショットキ電極と、
前記半導体基板の前記第1の主面の反対側の第2の主面に接して形成されたオーミック電極と
を備えることを特徴とする半導体装置。 - 半導体装置がオフ状態にあるとき、
前記第1ウェル領域に空乏化しない領域が残ることを特徴とする請求項1に記載の半導体装置。 - 前記半導体装置がオフ状態にあるとき、
前記第2ウェル領域が全て空乏化することを特徴とする請求項1に記載の半導体装置。 - 半導体装置がオフ状態にあるとき、隣り合う第1ウェル領域から延びる空乏層が前記第1ウェル領域間の前記ショットキ電極に接する前記ドリフト層の表層部を全て空乏化することを特徴とする請求項1乃至3のいずれか1項に記載の半導体装置。
- 前記第2ウェル領域の幅は、前記第1ウェル領域の3/4以下の値であることを特徴とする請求項1乃至4のいずれか1項に記載の半導体装置。
- 前記第2ウェル領域と前記半導体基板との間には、前記ドリフト層が設けられていることを特徴とする請求項1乃至4のいずれか1項に記載の半導体装置。
- 前記第2ウェル領域は、前記第1ウェル領域に隣接した領域より前記半導体基板に最近接した箇所で第2導電型不純物濃度が低いことを特徴とする請求項1乃至4のいずれか1項に記載の半導体装置。
- 前記第2ウェル領域は、前記第1ウェル領域に隣接した領域より前記半導体基板に最近接した箇所で幅が狭いことを特徴とする請求項1乃至4のいずれか1項に記載の半導体装置。
- 前記ドリフト層の表層部の前記ショットキ電極と接する位置に前記ドリフト層より第1導電型不純物の濃度が高い高濃度ドリフト領域が設けられていることを特徴とする請求項1乃至4のいずれか1項に記載の半導体装置。
- 前記ワイドバンドギャップ半導体基板は、炭化珪素半導体基板であり、前記ワイドバンドギャップ半導体は、炭化珪素半導体であることを特徴とする請求項1乃至9のいずれか1項に記載の半導体装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/387,727 US9496344B2 (en) | 2012-03-30 | 2013-02-26 | Semiconductor device including well regions with different impurity densities |
DE112013003692.4T DE112013003692T5 (de) | 2012-03-30 | 2013-02-26 | Halbleitervorrichtung |
CN201380017760.7A CN104205344A (zh) | 2012-03-30 | 2013-02-26 | 半导体器件 |
JP2014507365A JP5774205B2 (ja) | 2012-03-30 | 2013-02-26 | 半導体装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-081097 | 2012-03-30 | ||
JP2012081097 | 2012-03-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2013145545A1 true WO2013145545A1 (ja) | 2013-10-03 |
Family
ID=49258870
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/001084 WO2013145545A1 (ja) | 2012-03-30 | 2013-02-26 | 半導体装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9496344B2 (ja) |
JP (1) | JP5774205B2 (ja) |
CN (1) | CN104205344A (ja) |
DE (1) | DE112013003692T5 (ja) |
WO (1) | WO2013145545A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103824878A (zh) * | 2014-01-30 | 2014-05-28 | 株洲南车时代电气股份有限公司 | 一种碳化硅功率器件结终端结构及其制造方法 |
JP2016208016A (ja) * | 2015-04-15 | 2016-12-08 | パナソニックIpマネジメント株式会社 | 半導体素子およびその製造方法 |
JP2017055009A (ja) * | 2015-09-11 | 2017-03-16 | 株式会社東芝 | 半導体装置 |
US9711599B2 (en) | 2014-06-20 | 2017-07-18 | Stmicroelectronics S.R.L. | Wide bandgap high-density semiconductor switching device and manufacturing process thereof |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016201448A (ja) * | 2015-04-09 | 2016-12-01 | トヨタ自動車株式会社 | ダイオード及びダイオードの製造方法 |
JP6611943B2 (ja) * | 2016-07-20 | 2019-11-27 | 三菱電機株式会社 | 炭化珪素半導体装置およびその製造方法 |
US10158028B2 (en) * | 2017-02-23 | 2018-12-18 | MACROIX International Co., Ltd. | Semiconductor device and method of manufacturing the same |
JP6883745B2 (ja) * | 2017-03-24 | 2021-06-09 | パナソニックIpマネジメント株式会社 | 半導体装置およびその製造方法 |
CN107359117B (zh) * | 2017-07-13 | 2020-03-27 | 深圳市金誉半导体有限公司 | 高压快恢复pin二极管及其制造方法 |
SE541571C2 (en) * | 2017-09-15 | 2019-11-05 | Ascatron Ab | A double grid structure |
CN109192789B (zh) * | 2018-08-29 | 2023-07-14 | 无锡新洁能股份有限公司 | 高浪涌电流能力碳化硅二极管及其制作方法 |
US11171248B2 (en) * | 2019-02-12 | 2021-11-09 | Semiconductor Components Industries, Llc | Schottky rectifier with surge-current ruggedness |
CN109994539A (zh) * | 2019-03-29 | 2019-07-09 | 华中科技大学 | 一种碳化硅结势垒肖特基二极管及其制备方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0766433A (ja) * | 1993-08-26 | 1995-03-10 | Hitachi Ltd | 半導体整流素子 |
JPH10321879A (ja) * | 1997-05-22 | 1998-12-04 | Hitachi Ltd | 炭化けい素ダイオード |
JP2002314099A (ja) * | 2001-04-09 | 2002-10-25 | Denso Corp | ショットキーダイオード及びその製造方法 |
JP2008282973A (ja) * | 2007-05-10 | 2008-11-20 | Denso Corp | ジャンクションバリアショットキーダイオードを備えた炭化珪素半導体装置 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0590565A (ja) | 1991-09-25 | 1993-04-09 | Shindengen Electric Mfg Co Ltd | 整流用半導体装置 |
JP3737524B2 (ja) | 1994-02-10 | 2006-01-18 | 新電元工業株式会社 | 整流用半導体装置 |
WO2001022498A1 (de) * | 1999-09-22 | 2001-03-29 | Siced Electronics Development Gmbh & Co. Kg | Sic-halbleitervorrichtung mit einem schottky-kontakt und verfahren zu deren herstellung |
US7397102B2 (en) * | 2005-04-20 | 2008-07-08 | Taurus Micropower, Inc. | Junction barrier schottky with low forward drop and improved reverse block voltage |
EP1225639A1 (en) * | 2001-01-22 | 2002-07-24 | STMicroelectronics S.r.l. | Silicon Schottky barrier diode |
US7345342B2 (en) * | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
JP2005191227A (ja) * | 2003-12-25 | 2005-07-14 | Sanyo Electric Co Ltd | 半導体装置 |
US7199442B2 (en) * | 2004-07-15 | 2007-04-03 | Fairchild Semiconductor Corporation | Schottky diode structure to reduce capacitance and switching losses and method of making same |
JP4727964B2 (ja) | 2004-09-24 | 2011-07-20 | 株式会社日立製作所 | 半導体装置 |
US8901699B2 (en) * | 2005-05-11 | 2014-12-02 | Cree, Inc. | Silicon carbide junction barrier Schottky diodes with suppressed minority carrier injection |
US8461648B2 (en) * | 2005-07-27 | 2013-06-11 | Infineon Technologies Austria Ag | Semiconductor component with a drift region and a drift control region |
JP5303819B2 (ja) | 2005-08-05 | 2013-10-02 | 住友電気工業株式会社 | 半導体装置およびその製造方法 |
JP4314277B2 (ja) * | 2007-01-11 | 2009-08-12 | 株式会社東芝 | SiCショットキー障壁半導体装置 |
JP4375439B2 (ja) * | 2007-05-30 | 2009-12-02 | 株式会社デンソー | ジャンクションバリアショットキーダイオードを備えた炭化珪素半導体装置 |
JP4333782B2 (ja) * | 2007-07-05 | 2009-09-16 | 株式会社デンソー | ジャンクションバリアショットキーダイオードを備えた炭化珪素半導体装置 |
JP2007311822A (ja) | 2007-07-23 | 2007-11-29 | Toshiba Corp | ショットキーバリヤダイオード |
JP4637924B2 (ja) | 2008-03-06 | 2011-02-23 | 株式会社豊田中央研究所 | ダイオード |
JP5546759B2 (ja) * | 2008-08-05 | 2014-07-09 | トヨタ自動車株式会社 | 半導体装置及びその製造方法 |
DE102009028252A1 (de) * | 2009-08-05 | 2011-02-10 | Robert Bosch Gmbh | Halbleiteranordnung |
JP5175872B2 (ja) * | 2010-01-21 | 2013-04-03 | 株式会社東芝 | 半導体整流装置 |
TWM410990U (en) * | 2011-02-11 | 2011-09-01 | Pynmax Technology Co Ltd | High Antistatic capability schottky diode |
US8937319B2 (en) * | 2011-03-07 | 2015-01-20 | Shindengen Electric Manufacturing Co., Ltd. | Schottky barrier diode |
CN102208456B (zh) * | 2011-05-18 | 2012-10-31 | 哈尔滨工程大学 | 叠置p+-p结势垒控制肖特基二极管 |
-
2013
- 2013-02-26 DE DE112013003692.4T patent/DE112013003692T5/de not_active Withdrawn
- 2013-02-26 WO PCT/JP2013/001084 patent/WO2013145545A1/ja active Application Filing
- 2013-02-26 CN CN201380017760.7A patent/CN104205344A/zh active Pending
- 2013-02-26 US US14/387,727 patent/US9496344B2/en active Active
- 2013-02-26 JP JP2014507365A patent/JP5774205B2/ja active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0766433A (ja) * | 1993-08-26 | 1995-03-10 | Hitachi Ltd | 半導体整流素子 |
JPH10321879A (ja) * | 1997-05-22 | 1998-12-04 | Hitachi Ltd | 炭化けい素ダイオード |
JP2002314099A (ja) * | 2001-04-09 | 2002-10-25 | Denso Corp | ショットキーダイオード及びその製造方法 |
JP2008282973A (ja) * | 2007-05-10 | 2008-11-20 | Denso Corp | ジャンクションバリアショットキーダイオードを備えた炭化珪素半導体装置 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103824878A (zh) * | 2014-01-30 | 2014-05-28 | 株洲南车时代电气股份有限公司 | 一种碳化硅功率器件结终端结构及其制造方法 |
US9711599B2 (en) | 2014-06-20 | 2017-07-18 | Stmicroelectronics S.R.L. | Wide bandgap high-density semiconductor switching device and manufacturing process thereof |
JP2016208016A (ja) * | 2015-04-15 | 2016-12-08 | パナソニックIpマネジメント株式会社 | 半導体素子およびその製造方法 |
JP2017055009A (ja) * | 2015-09-11 | 2017-03-16 | 株式会社東芝 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
CN104205344A (zh) | 2014-12-10 |
JP5774205B2 (ja) | 2015-09-09 |
DE112013003692T5 (de) | 2015-04-09 |
JPWO2013145545A1 (ja) | 2015-12-10 |
US20150048384A1 (en) | 2015-02-19 |
US9496344B2 (en) | 2016-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5774205B2 (ja) | 半導体装置 | |
JP7182594B2 (ja) | ゲート・トレンチと、埋め込まれた終端構造とを有するパワー半導体デバイス、及び、関連方法 | |
US9184229B2 (en) | Semiconductor device and method for manufacturing same | |
US11081598B2 (en) | Trench MOS Schottky diode | |
US20130140584A1 (en) | Semiconductor device | |
US10930773B2 (en) | Semiconductor device | |
JP2008172008A (ja) | SiCショットキー障壁半導体装置 | |
JP4282972B2 (ja) | 高耐圧ダイオード | |
JP5865016B2 (ja) | トレンチ型ショットキー接合型半導体装置及びその製造方法 | |
JP2011151208A (ja) | 半導体整流装置 | |
JP2016208030A (ja) | 半導体素子及びその製造方法 | |
US8823148B2 (en) | Diode with epitaxially grown semiconductor layers | |
US20200295129A1 (en) | Superjunction silicon carbide semiconductor device and method of manufacturing superjunction silicon carbide semiconductor device | |
JP7030665B2 (ja) | 半導体装置 | |
US8164100B2 (en) | Semiconductor device and method of manufacturing thereof | |
JP5377548B2 (ja) | 半導体整流装置 | |
KR20140085144A (ko) | 쇼트키 배리어 다이오드 및 그 제조 방법 | |
KR20210013947A (ko) | 쇼트키 배리어 다이오드 | |
JP5872327B2 (ja) | 半導体整流素子 | |
JP2020047683A (ja) | 半導体装置 | |
JP2013074148A (ja) | 半導体装置およびその製造方法 | |
JP6930113B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6758987B2 (ja) | 半導体装置 | |
US10734483B2 (en) | Semiconductor device | |
JP2023046067A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13770003 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2014507365 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14387727 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120130036924 Country of ref document: DE Ref document number: 112013003692 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13770003 Country of ref document: EP Kind code of ref document: A1 |