WO2011086837A1 - Semiconductor device and electronic device - Google Patents

Semiconductor device and electronic device Download PDF

Info

Publication number
WO2011086837A1
WO2011086837A1 PCT/JP2010/073476 JP2010073476W WO2011086837A1 WO 2011086837 A1 WO2011086837 A1 WO 2011086837A1 JP 2010073476 W JP2010073476 W JP 2010073476W WO 2011086837 A1 WO2011086837 A1 WO 2011086837A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal line
transistor
semiconductor device
source
period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2010/073476
Other languages
English (en)
French (fr)
Inventor
Hideaki Shishido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to CN201080061403.7A priority Critical patent/CN102696064B/zh
Priority to KR1020127021384A priority patent/KR101748763B1/ko
Publication of WO2011086837A1 publication Critical patent/WO2011086837A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G02F1/136295—Materials; Compositions; Manufacture processes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G02F1/13685—Top gates
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441—Interconnections, e.g. scanning lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/133305—Flexible substrates, e.g. plastics, organic film
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13454—Drivers integrated on the active matrix substrate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0404—Matrix technologies
    • G09G2300/0408—Integration of the drivers onto the display substrate
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display

Definitions

  • the present invention relates to a semiconductor device.
  • the present invention relates to a semiconductor device which displays an image by active matrix driving.
  • the present invention relates to an electronic device including the semiconductor device.
  • a semiconductor device which displays an image by active matrix driving (hereinafter such a device is also referred to as an active matrix display device) has been widely used.
  • the semiconductor device includes a pixel portion in which an image is displayed and a driver circuit which controls displaying of an image in the pixel portion.
  • an image signal input to a plurality of pixels arranged in matrix in the pixel portion is controlled by the driver circuit and an image is thus displayed.
  • the driver circuit and the plurality of pixels provided in the pixel portion each have a transistor.
  • a transistor included in each pixel and a transistor included in a driver circuit or part of the driver circuit be formed over the same substrate.
  • the characteristics required for these transistors are different from each other.
  • the transistor included in each pixel is required to be formed over a glass substrate (formed by a low-temperature process) and the transistor included in the driver circuit is required to be driven at high frequencies. Therefore, a transistor which can be formed by a low-temperature process such as plasma CVD is preferable as the transistor included in each pixel, and a transistor with high field-effect mobility is preferable as the transistor included in the driver circuit.
  • a transistor including amorphous silicon is preferable as the transistor included in each pixel, and a transistor including single crystal silicon or polycrystalline silicon is preferable as the transistor included in the driver circuit.
  • a transistor including amorphous silicon it is difficult for the transistor including amorphous silicon to be driven at high frequencies, and it is difficult for the transistor including single crystal silicon or polycrystalline silicon to be formed by a low-temperature process.
  • Data division driving is a technique in which an image signal input from the outside is divided into a plurality of image signals, and the plurality of image signals are concurrently input to a plurality of pixels.
  • the operating frequency of the driver circuit can be reduced. For example, when an image signal is divided into four, the operating frequency of a driver circuit can be reduced to a quarter of the operating frequency prior to the signal division.
  • a driver circuit has a complex structure; for example, the number of wirings which supply image signals to a pixel portion (hereinafter, such wirings are also referred to as data signal lines) is increased.
  • wirings which supply image signals to pixels (hereinafter, such wirings are also referred to as source signal lines) might vary in wiring resistance and parasitic capacitance.
  • image signals input to pixels vary due to the difference among the source signal lines in wiring resistance and parasitic capacitance, whereby a stripe pattern might be formed in a displayed image.
  • Patent Document 1 a technique of suppressing formation of a stripe pattern is disclosed. Specifically, a technique of suppressing formation of a stripe pattern in a displayed image by leveling wiring resistances and parasitic capacitances in a plurality of source signal lines is disclosed in Patent Document 1.
  • Patent Document 1 Japanese Published Patent Application No. H9-325347
  • an image signal input from the outside is input to a pixel portion through a data signal line.
  • a switch is provided between one data signal line and each of a plurality of source signal lines, and electrical connection between the data signal line and the source signal lines are controlled by the switches.
  • the plurality of switches are successively turned on so that the plurality of source signal lines are electrically connected to the data signal line one by one. Accordingly, a desired image signal is supplied from the data signal line to each source signal line.
  • an image signal is supplied from a data signal line to each source signal line in a similar way.
  • an image signal is divided into four, four data signal lines are provided and a switch is provided between each of the data signal lines and each of a plurality of source signal lines.
  • the switches are divided into groups each including four switches. That is to say, the groups each including four switches are successively turned on in order that four source signal lines in each group may be electrically connected to the four data signal lines. Consequently, the operating frequency of the switch is reduced to a quarter of the operating frequency prior to the signal division, and a desired image signal is supplied from a data signal line to each source signal line.
  • a displayed image might have a stripe pattern at the boundary of the groups. More specifically, in the case where the switches are divided into groups of four, a displayed image might have a stripe pattern at the boundary between a source signal line in a 4£-th position (k is a natural number) and a source signal line in a (4k+l )-th position. [0013]
  • an object of an embodiment of the present invention is to suppress variation of a signal in a semiconductor device. Note that by suppressing the variation, formation of a stripe pattern in displaying an image on a semiconductor device can be suppressed, for example.
  • One of the above problems can be solved by suppressing change of a signal in a semiconductor device which is due to capacitive coupling.
  • an embodiment of the present invention is a semiconductor device including first to n-th switches (n is a natural number of 2 or more) which are turned on in a first period and turned off in a second period; (n+l)-th to m-th switches (m is a natural number of n+2 or more) which are turned off in the first period and in an on state in the second period; first to n-th signal lines; and (n+l)-th to n-th signal lines.
  • a signal is supplied to the first signal line in the first period through the first switch, and the first signal line is in a floating state in the second period.
  • a signal is supplied to the n-th signal line in the first period through the n-th switch, and the n-th signal line is in a floating state in the second period.
  • the (n+l)-th signal line is in a floating state in the first period, and a signal is supplied to the (n+l)-th signal line in the second period through the (n+l)-th switch.
  • the m-th signal line is in a floating state in the first period, and a signal is supplied to the m-th signal line in the second period through the m-th switch.
  • the first to m-th signal lines are parallel or approximately parallel.
  • a distance between the n-th signal line and the (n+l)-th signal line is longer than a distance between the (n-l)-th signal line and the n-th signal line and longer than a distance between the (n+l)-th signal line and the (n+2)-th signal line.
  • a distance between two adjacent signal lines which go into a floating state in different periods is longer than a distance between two adjacent signal lines which go into a floating state in the same period. Consequently, variation in potential of a signal line due to capacitive coupling can be suppressed.
  • the signal line is a source signal line in an active matrix display device, formation of a stripe pattern in a displayed image can be suppressed.
  • FIGS. lA to 1C illustrate a semiconductor device in Embodiment 1.
  • FIGS. 2A and 2B illustrate a semiconductor device in Embodiment 1.
  • FIGS. 3A and 3B illustrate a semiconductor device in Embodiment 1.
  • FIGS. 4A to 4C illustrate a semiconductor device in Embodiment 1.
  • FIGS. 5 A and 5B illustrate a semiconductor device in Embodiment 1.
  • FIGS. 6A and 6B illustrate a semiconductor device in Embodiment 1.
  • FIG 7 illustrates a semiconductor device in Embodiment 1.
  • FIGS. 8A and 8B illustrate a semiconductor device in Embodiment 2.
  • FIGS. 9A and 9B illustrate a semiconductor device in Embodiment 2.
  • FIG 10 illustrates a semiconductor device in Embodiment 2.
  • FIG 11 illustrates a semiconductor device in Embodiment 2.
  • FIG 12 illustrates a semiconductor device in Embodiment 2.
  • FIGS. 13Ato 13D illustrate a transistor in Embodiment 3.
  • FIGS. 14A to 14F illustrate electronic devices in Embodiment 4.
  • FIGS. 1A to 1C a semiconductor device which is an embodiment of the present invention is described with reference to FIGS. 1A to 1C, FIGS. 2A and 2B, FIGS. 3A and 3B, FIGS. 4A to 4C, FIGS. 5A and 5B, FIGS. 6A and 6B, and FIG 7.
  • FIG 1A illustrates positions of a plurality of signal lines 11 to 18 and a plurality of switches 21 to 28 which control input of a signal to the plurality of signal lines 11 to 18, which are included in a semiconductor device of this embodiment.
  • the switch 21 controls supply of an input signal (Inl) to the signal line 11.
  • the switches 22 to 28 control supply of input signals (In2 to In8) to the signal lines 12 to 18.
  • the plurality of signal lines 11 to 18 are arranged parallel or approximately parallel to one another. Further, a distance between the signal line 14 and the signal line 15 (Gl) is longer than a distance between the signal line 13 and the signal line 14 (GO) and longer than a distance between the signal line 15 and the signal line 16 (G2).
  • signals are supplied to the signal lines 11 to 18 only through the switches 21 to 28. Therefore, in the case where the switches 21 to 28 are in an off state, the signal lines 11 to 18 are in a floating state (also referred to as a high-impedance state).
  • FIG IB illustrates operation of the switches 21 to 28 included in the semiconductor device in FIG 1A.
  • the switches 21 to 24 are in an on state and the switches 25 to 28 are in an off state.
  • the switches 21 to 24 are in an off state and the switches 25 to 28 are in an on state.
  • a distance between two adjacent signal lines which go into a floating state in different periods is longer than a distance between two adjacent signal lines which go into a floating state in the same period (the distance between the signal line 13 and the signal line 14 (GO) and the distance between the signal line 15 and the signal line 16 (G2)).
  • the variation in potential of the signal line 14 or the signal line 15 due to capacitive coupling can be suppressed.
  • the variation in potential of the signal line 15 due to input of the input signal (In4) to the signal line 14 in the period Tl and the variation in potential of the signal line 14 due to input of the input signal (In5) to the signal line 15 in the period T2 can be suppressed.
  • supply of a signal to a plurality of signal lines through switches which are turned on in different periods can be performed with the use of the same wiring.
  • supply of a signal to the signal lines 11 and 15 can be performed with the use of a wiring 31.
  • the same can be said for the pairs of the signal lines 12 and 16, the signal lines 13 and 17, and the signal lines 14 and 18.
  • Supply of a signal to the signal lines 12 and 16 can be performed with the use of a wiring 32.
  • Supply of a signal to the signal lines 13 and 17 can be performed with the use of a wiring 33.
  • Supply of a signal to the signal lines 14 and 18 can be performed with the use of a wiring 34.
  • a signal supplied to the signal line 11 is an input signal (In9) input in the period Tl
  • a signal supplied to the signal line 15 is the input signal (In9) input in the period T2.
  • a signal supplied to the signal line 12 is an input signal (InlO) input in the period Tl
  • a signal supplied to the signal line 16 is the input signal (InlO) input in the period T2
  • a signal supplied to the signal line 13 is an input signal (In 11) input in the period Tl
  • a signal supplied to the signal line 17 is the input signal (Inll) input in the period T2
  • a signal supplied to the signal line 14 is an input signal (Inl2) input in the period Tl
  • a signal supplied to the signal line 18 is the input signal (Inl2) input in the period T2.
  • FIG 2A illustrates a diagram in which the switches 21 to 28 included in the semiconductor device in FIG 1 A are replaced with transistors.
  • gate terminals of transistors 41 to 44 are controlled by a control signal (CI)
  • gate terminals of transistors 45 to 48 are controlled by a control signal (C2).
  • the transistors 41 to 48 are n-channel transistors.
  • FIG 2B illustrates changes in potentials of the control signal (CI) and the control signal (C2).
  • the control signal (CI) is a signal whose potential is at high level in the period Tl and at low level in the period T2.
  • the control signal (C2) is a signal whose potential is at low level in the period Tl and at high level in the period T2.
  • the transistors 41 to 44 can be in an on state in the period Tl and in an off state in the period T2
  • the transistors 45 to 48 can be in an off state in the period Tl and in an on state in the period T2.
  • FIG 3A is a plan view illustrating a specific structure of part of the semiconductor device illustrated in FIG 2A.
  • FIG 3B is a cross-sectional view taken along line A-B in FIG 3A.
  • the transistor 45 illustrated in FIG 3B includes a conductive layer 51 over a substrate 50, an insulating layer 52 over the substrate 50 and the conductive layer 51, a semiconductor layer 53 over the insulating layer 52, and a conductive layer 54 and a conductive layer 55 over the insulating layer 52 and the semiconductor layer 53.
  • the conductive layer 51 serves as a gate terminal of the transistor 45
  • the insulating layer 52 serves as a gate insulating layer of the transistor 45
  • the conductive layer 54 serves as one of a source terminal and a drain terminal of the transistor 45
  • the conductive layer 55 serves as the other of the source terminal and the drain terminal of the transistor 45.
  • the structure of each of the transistors 43, 44, and 46 illustrated in FIG 3A is the same or substantially the same as the structure of the transistor 45.
  • examples of the substrate 50 include a semiconductor substrate (e.g., a single crystal substrate or a silicon substrate), an SOI substrate, a glass substrate, a quartz substrate, a conductive substrate whose top surface is provided with an insulating layer, flexible substrates such as a plastic substrate, a bonding film, paper containing a fibrous material, and a base film.
  • a glass substrate include a barium borosilicate glass substrate, an aluminoborosilicate glass substrate, and a soda lime glass substrate.
  • Examples of a flexible substrate include a flexible synthetic resin such as plastics typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and polyether sulfone (PES), and acrylic.
  • an element selected from aluminum (Al), copper (Cu), titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc), an alloy containing any of these elements, or a nitride containing any of these elements can be used.
  • Al aluminum
  • Cu copper
  • Ti titanium
  • Ta tantalum
  • Mo molybdenum
  • Cr chromium
  • Nd neodymium
  • Sc scandium
  • an insulator such as silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, aluminum oxide, or tantalum oxide can be used.
  • a stacked structure formed using these materials can also be used.
  • silicon oxynitride refers to a substance which contains more oxygen than nitrogen and contains oxygen, nitrogen, silicon, and hydrogen at given concentrations ranging from 55 atomic% to 65 atomic , 1 atomic to 20 atomic%, 25 atomic% to 35 atomic , and 0.1 atomic% to 10 atomic%, respectively, where the total percentage of atoms is 100 atomic%.
  • silicon nitride oxide refers to a substance which contains more nitrogen than oxygen and contains oxygen, nitrogen, silicon, and hydrogen at given concentrations ranging from 15 atomic% to 30 atomic%, 20 atomic to 35 atomic%, 25 atomic% to 35 atomic , and 15 atomic% to 25 atomic%, respectively, where the total percentage of atoms is 100 atomic%.
  • the semiconductor layer 53 can be formed using any of the following semiconductor materials, for example: a material containing an element belonging to
  • Group 14 of the periodic table such as silicon (Si) or germanium (Ge), as its main component; a compound such as silicon germanium (SiGe) or gallium arsenide (GaAs); oxide such as zinc oxide (ZnO) or zinc oxide containing indium (In) and gallium (Ga); or an organic compound exhibiting semiconductor characteristics can be used.
  • Si silicon
  • Ge germanium
  • GaAs gallium arsenide
  • oxide such as zinc oxide (ZnO) or zinc oxide containing indium (In) and gallium (Ga
  • an organic compound exhibiting semiconductor characteristics can be used.
  • a stacked structure of layers formed using these semiconductor materials can also be used.
  • the channel length directions of the transistors 43 to 46 included in the semiconductor device illustrated in FIG 3A are perpendicular or approximately perpendicular to the signal lines 13 to 16.
  • one of a source terminal and a drain terminal of the transistor 44, which is farther from the transistor 45, is electrically connected to the signal line 14, and one of the source terminal and the drain terminal of the transistor 45, which is farther from the transistor 44, is electrically connected to the signal line 15.
  • the other of the source terminal and the drain terminal of the transistor 44 is electrically connected to the signal line 14 and the other of the source terminal and the drain terminal of the transistor 45 is electrically connected to the signal line 15.
  • the source terminals and the drain terminals of the transistors 43 to 46 and the signal lines 13 to 16 are formed using the same conductive layer. Therefore, in the foregoing description, the other of the source terminal and the drain terminal of each of the transistors 44 and 45 can be expressed as part of each of the signal lines 14 and 15.
  • the distance between the signal line 14 and the signal line 15 (Gl) can be made longer than the distance between the signal line 13 and the signal line 14 (GO) and the distance between the signal line 15 and the signal line 16 (G2).
  • the variation in potential of the signal line 14 or the signal line 15 due to capacitive coupling can be suppressed.
  • the structure illustrated in FIG 3A can be realized by just selecting terminals electrically connected to signal lines in a plurality of transistors spaced at regular intervals or at approximately regular intervals.
  • the structure illustrated in FIG 3A is a structure in which a distance between signal lines can be adjusted through simple design. Therefore, in the case where an object is to make a distance between two adjacent signal lines which go into a floating state in different periods longer than a distance between two adjacent signal lines which go into a floating state in the same period, the object can be easily achieved with the structure illustrated in FIG 3A.
  • the structure illustrated in FIG 3A is preferable.
  • the aforementioned semiconductor device is an example of an embodiment, and a semiconductor device which has a different point from the foregoing description is also included in this embodiment.
  • the aforementioned semiconductor device has the structure in which input of a signal is controlled in groups each including four signal lines as described above (see FIG 1A), the number of signal lines in each group is not limited to four.
  • the number of signal lines in each group may be any as long as it is a natural number of two or more.
  • the aforementioned semiconductor device has the structure in which the number of switches which are turned on in the period Tl is the same as the number of switches which are turned on in the period T2 (the structure including groups with the same number of switches) in the plurality of switches as described above (see FIG IB), the numbers of switches in the groups may be different from each other.
  • the aforementioned semiconductor device has the structure in which, in the case of supplying a signal to a plurality of signal lines with the use of the same wiring, a signal is supplied to signal lines having the same position in their groups, with the use of the same wiring as described above (see FIG 1C), signal lines to which a signal is supplied with the use of the same wiring may have different positions in their groups. Specifically, a signal may be supplied to a plurality of signal lines with the structures illustrated in FIGS. 4A and 4B. Further, each wiring may be extended as illustrated in FIG 4C. Consequently, wiring resistances and parasitic capacitances in wirings can be leveled.
  • n-channel transistors as the switches 21 to 28 in FIG. 1A are used in the aforementioned semiconductor device (see FIG 2A).
  • p-channel transistors 61 to 68 may be used as the switches 21 to 28 illustrated in FIG 1A.
  • the control signal (CI) be at low level in the period Tl and at high level in the period T2
  • the control signal (C2) be at high level in the period Tl and at low level in the period T2, as illustrated in FIG. 5B.
  • FIGS. 3A and 3B illustrate an example in which a transistor having a bottom-gate structure is used as a transistor in the aforementioned semiconductor device (see FIGS. 3A and 3B).
  • the structure of the transistor is not limited to a bottom-gate structure.
  • a transistor having a top-gate structure, a transistor including gate terminals over and under a semiconductor layer, or the like can be used as the transistor.
  • FIGS. 6A and 6B illustrate an example in which a transistor having a top-gate structure is used for a semiconductor device of this embodiment. Note that FIG 6A is a plan view illustrating a specific structure of part of the semiconductor device illustrated in FIG 2A, and FIG 6B is a cross-sectional view taken along line C-D in FIG 6A.
  • a transistor 45 illustrated in FIG 6B includes an insulating layer 71 over a substrate 70, a semiconductor layer 72 over the insulating layer 71, an insulating layer 73 over the semiconductor layer 72, a conductive layer 74 over the insulating layer 73, an insulating layer 75 over the insulating layer 73 and the conductive layer 74, and a conductive layer 76 and a conductive layer 77 in contact with the semiconductor layer through contact holes provided in the insulating layer 73 and the insulating layer 75.
  • the conductive layer 74 serves as a gate terminal
  • the insulating layer 73 serves as a gate insulating layer
  • the conductive layer 76 serves as one of a source terminal and a drain terminal
  • the conductive layer 77 serves as the other of the source terminal and the drain terminal.
  • the structure of each of the transistors 43, 44, and 46 illustrated in FIG 6A is the same or substantially the same as the structure of the transistor 45 illustrated in FIG 6B.
  • a material which is the same or substantially the same as that for the substrate 50 illustrated in FIG 3B can be used for the substrate 70. Therefore, the foregoing description is to be referred to. Further, a material which is the same or substantially the same as that for the insulating layer 52 illustrated in FIG 3B can be used for the insulating layers 71, 73, and 75; a material which is the same or substantially the same as that for the semiconductor layer 53 illustrated in FIG. 3B can be used for the semiconductor layer 72; and a material which is the same or substantially the same as that for the conductive layers 51, 54, and 55 illustrated in FIG 3B can be used for the conductive layers 74, 76, and 77. Therefore, the foregoing description is to be referred to.
  • an organic material such as polyimide, polyamide, polyvinylphenol, benzocyclobutene, acrylic, or epoxy; a siloxane material such as a siloxane resin; an oxazole resin; or the like can also be used for the insulating layer 75.
  • a siloxane material corresponds to a material including a Si-O-Si bond.
  • Siloxane includes a skeleton formed from a bond of silicon (Si) and oxygen (O).
  • an organic group e.g., an alkyl group or aromatic hydrocarbon
  • a fluoro group may be used as a substituent.
  • the organic group may contain a fluoro group.
  • the arrangement of signal lines which are in a floating state in the same period is not limited. That is to say, in transistors which are electrically connected to a plurality of signal lines which go into a floating state in the same period, which of a source terminal and a drain terminal in each transistor is electrically connected to each of the signal lines can be selected as appropriate.
  • a plurality of signal lines which go into a floating state in the same period can be divided into groups each including two signal lines, and the two signal lines can be electrically connected to the neighboring terminals of the adjacent transistors (see FIG. 7). Note that the structure illustrated in FIG 7 is preferable for the semiconductor device in which a signal is supplied to a plurality of signal lines with the use of the same wiring (see FIG 1C).
  • one of a source terminal and a drain terminal of the transistor 43 is assumed to be a terminal electrically connected to the signal line 13, and the other of the source terminal and the drain terminal of the transistor 43 is assumed to be a terminal electrically connected to the wiring 33.
  • the potential of the other of the source terminal and the drain terminal of the transistor 43 varies regardless of whether or not a signal is supplied to the signal line 13.
  • a distance between the other of the source terminal and the drain terminal of the transistor 43 and the signal line 14 in the structure illustrated in FIG 7 is longer than that in the structure illustrated in FIG 3A. Therefore, with the structure illustrated in FIG 7, the variation in potential of the signal line 14 due to capacitive coupling can be suppressed as compared to the structure illustrated in FIG 3A.
  • the structure illustrated in FIG 7 is preferable.
  • FIGS. 8A and 8B an example of an active matrix display device which performs data division driving is described with reference to FIGS. 8A and 8B, FIGS. 9A and 9B, FIG 10, FIG 11, and FIG 12.
  • FIG 8A illustrates a structure example of an active matrix display device.
  • a display device illustrated in FIG 8A includes a pixel portion 101, a source signal line driver circuit 102, a gate signal line driver circuit 103, a plurality of source signal lines 104 which are arranged in parallel or approximately parallel, and a plurality of gate signal lines 105 which are arranged in parallel or approximately parallel.
  • the pixel portion 101 includes a plurality of pixels 107. Note that the plurality of pixels 107 are arranged in matrix.
  • Each of the plurality of source signal lines 104 is electrically connected to pixels in any column of the plurality of pixels arranged in matrix, and each of the plurality of gate signal lines 105 is electrically connected to pixels in any row of the plurality of pixels arranged in matrix.
  • signals an image signal, a clock signal, a start signal, and the like
  • FIG 8B illustrates a structure example of the source signal line driver circuit 102 in FIG 8A.
  • the source signal line driver circuit 102 illustrated in FIG 8B includes a shift register circuit 111 and a sampling circuit 112.
  • a clock signal (CK), a start signal (SP), and the like are input to the shift register circuit 111.
  • An image signal (Data), a plurality of signals output from the shift register circuit 111, and the like are input to the sampling circuit 112.
  • the sampling circuit 112 outputs an image signal (Data) to the plurality of source signal lines arranged in the pixel portion 101.
  • FIG 9 A illustrates a structure example of the sampling circuit 112 illustrated in FIG 8B.
  • the sampling circuit 112 illustrated in FIG 9 A includes data signal lines 121 to 124 and transistors 131 to 139.
  • a signal input from the outside as an image signal (Data) is divided into four image signals, so that each of the four image signals has a frequency reduced to a quarter of that of the image signal (Data).
  • image signals (Data 1 to Data 4) are obtained.
  • Each of the data signal lines 121 to 124 supplies one of the image signals (Data 1 to Data 4).
  • Gate terminals of the transistors 131 to 134 are electrically connected to a terminal for outputting a signal (SRoutl) which is one of the plurality of signals output from the shift register circuit 111.
  • Gate terminals of the transistors 135 to 138 are electrically connected to a terminal for outputting a signal (SRout2) which is one of the plurality of signals output from the shift register circuit 111.
  • a gate terminal of the transistor 139 is electrically connected to a terminal for outputting a signal (SRout3) which is one of the plurality of signals output from the shift register circuit 111.
  • One of a source terminal and a drain terminal of each of the transistors 132 and 136 is electrically connected to the data signal line 122.
  • One of a source terminal and a drain terminal of each of the transistors 133 and 137 is electrically connected to a data signal line 123.
  • One of a source terminal and a drain terminal of each of the transistors 134 and 138 is electrically connected to the data signal line 124.
  • the other of the source terminal and the drain terminal of each of the transistors 131 to 139 is electrically connected to any of source signal lines 141 to 149 arranged in parallel or approximately parallel in the pixel portion 101.
  • a distance between the source signal line 144 and the source signal line 145 (g4) and a distance between the source signal line 148 and the source signal line 149 (g8) are longer than a distance between the other adjacent source signal lines (i.e., gl, g2, g3, g5, g6, or g7).
  • FIG 9B illustrates a specific example of signals input to the sampling circuit
  • a signal (SRoutl) is a signal which is at high level in a period tl and at low level in period t2 and period t3;
  • a signal (SRout2) is a signal which is at high level in a period t2 and at low level in period tl and period t3;
  • a signal (SRout3) is a signal which is at high level in a period t3 and at low level in period tl and period t2. Note that the periods tl to t3 have the same length.
  • An image signal (Data) is a signal which changes in potential level every period (periods til to tl4, periods t21 to t24, and periods t31 to t34) obtained by dividing each of the periods tl to t3 into quarters. Further, the image signal (Datal) is a signal which holds, in the period tl, a potential held by the image signal (Data) in the period til; in the period t2, a potential held by the image signal (Data) in the period t21; and in the period t3, a potential held by the image signal (Data) in the period t31. The same can be said for the other image signals (Data2 to Data4).
  • the image signal (Data2) is a signal which holds, in the period tl, a potential held by the image signal (Data) in the period tl2; in the period t2, a potential held by the image signal (Data) in the period t22; and in the period t3, a potential held by the image signal (Data) in the period t32.
  • the image signal (Data3) is a signal which holds, in the period tl, a potential held by the image signal (Data) in the period tl3; in the period t2, a potential held by the image signal (Data) in the period t23; and in the period t3, a potential held by the image signal (Data) in the period t33.
  • the image signal (Data4) is a signal which holds, in the period tl, a potential held by the image signal (Data) in the period tl4; in the period t2, a potential held by the image signal (Data) in the period t24; and in the period t3, a potential held by the image signal (Data) in the period t34.
  • the semiconductor device of this embodiment performs data division driving with the aforementioned structure. More specifically, the image signal (Data) is divided into the four image signals (Datal to Data4), and the image signals (Datal to Data4) are concurrently supplied to four source signal lines, which are arranged in the pixel portion 101, every specific period (period tl, period t2, and period t3). Consequently, the operating frequency of the sampling circuit 112 (the transistors 131 to 139) can be reduced to a quarter of the operating frequency of a sampling circuit which successively supplies the image signal (Data) to each of the source signal lines.
  • a distance between two adjacent source signal lines (g4 or g8) which go into a floating state in different periods is longer than a distance between two adjacent source signal lines (gl, g2, g3, g5, g6, or g7) which go into a floating state in the same period. Therefore, the variation in potential of the source signal line 144, the source signal line 145, the source signal line 148, or the source signal line 149 due to capacitive coupling can be suppressed.
  • FIG 10 is a plan view illustrating a specific structure of part of the semiconductor device in illustrated FIG 9A. Note that a transistor illustrated in FIG 10 is an inverted-staggered transistor (see FIGS. 3A and 3B).
  • Transistors 133 to 139 included in a semiconductor device illustrated in FIG. 10 are arranged such that channel length directions of the transistors 133 to 139 are perpendicular or approximately perpendicular to the source signal lines 143 to 149.
  • one of a source terminal and a drain terminal of the transistor 134, which is farther from the transistor 135, is electrically connected to the source signal line 144, and one of the source terminal and the drain terminal of the transistor 135, which is farther from the transistor 134, is electrically connected to the source signal line 145.
  • the other of the source terminal and drain terminal of the transistor 134 is electrically connected to the source signal line 144 and the other of the source terminal and the drain terminal of the transistor 135 is electrically connected to the source signal line 145.
  • one of a source terminal and a drain terminal of the transistor 138, which is farther from the transistor 139, is electrically connected to the source signal line 148, and one of the source terminal and the drain terminal of the transistor 139, which is farther from the transistor 138, is electrically connected to the source signal line 149.
  • the other of the source terminal and drain terminal of the transistor 138 is electrically connected to the source signal line 148 and the other of the source terminal and the drain terminal of the transistor 139 is electrically connected to the source signal line 149.
  • the source terminals and the drain terminals of the transistors 133 to 139 and the signal lines 143 to 149 are formed using the same conductive layer. Therefore, in the foregoing description, the other of the source terminal and the drain terminal of each of the transistors 134, 135, 138, and 139 can be expressed as part of each of the source signal lines 144, 145, 148, and 149.
  • the distance between the source signal line 144 and the source signal line 145 (g4) and the distance between the source signal line 148 and the source signal line 149 (g8) can be made longer than a distance between the other adjacent source signal lines (i.e., gl, g2, g3, g5, g6, or g7).
  • a distance between the other adjacent source signal lines i.e., gl, g2, g3, g5, g6, or g7.
  • the structure illustrated in FIG. 10 can be realized by just selecting terminals electrically connected to source signal lines in a plurality of transistors spaced at regular intervals or at approximately regular intervals.
  • the structure illustrated in FIG 10 is a structure in which a distance between source signal lines can be adjusted through simple design. Therefore, in the case where an object is to make a distance between two adjacent source signal lines which go into a floating state in different periods longer than a distance between two adjacent source signal lines which go into a floating state in the same period, the object can be easily achieved with the structure illustrated in FIG 10.
  • the structure illustrated in FIG. 10 is preferable.
  • the aforementioned semiconductor device is an example of an embodiment, and a semiconductor device which has a different point from the foregoing description is also included in this embodiment.
  • the aforementioned semiconductor device includes the plurality of pixels 107 arranged in a striped array (see FIG. 10), the plurality of pixels 107 may be arranged in a delta array (see FIG 11).
  • the arrangement of source signal lines which go into a floating state in the same period is not limited. That is to say, in transistors which are electrically connected to a plurality of source signal lines which go into a floating state in the same period, which of a source terminal and a drain terminal in each transistor is electrically connected to each of the source signal lines can be selected as appropriate.
  • a plurality of source signal lines which go into a floating state in the same period can be divided into groups each including two source signal lines, and the two source signal lines can be electrically connected to the neighboring terminals of the adjacent transistors (see FIG. 12). Note that the structure illustrated in FIG 12 is preferable for the semiconductor device in which a signal is supplied to a plurality of source signal lines with the use of the same wiring.
  • one of the source terminal and the drain terminal of the transistor 133 is assumed to be a terminal electrically connected to the source signal line 143, and the other of the source terminal and the drain terminal of the transistor 133 is assumed to be a terminal electrically connected to the data signal line 123.
  • the potential of the other of the source terminal and the drain terminal of the transistor 133 is changed regardless of whether or not a signal is supplied to the source signal line 143.
  • a distance between the other of the source terminal and the drain terminal of the transistor 133 and the source signal line 144 in the structure illustrated in FIG 12 is longer than that in the structures illustrated in each of FIG 10 and FIG 11. Therefore, with the structure illustrated in FIG 12, the variation in potential of the source signal line 144 due to capacitive coupling can be suppressed as compared to the structures illustrated in FIG 10 and FIG 11. Thus, the structure illustrated in FIG 12 is preferable.
  • Embodiment 1 an example of a transistor included in the semiconductor device described in Embodiment 1 or Embodiment 2 will be described. Specifically, examples of a structure of a transistor whose channel formation region is formed using an oxide semiconductor and a method for manufacturing the transistor are described with reference to FIGS. 13A to 13D.
  • FIGS. 13A to 13D illustrate examples of a specific structure and a process for manufacturing the transistor in Embodiment 1.
  • a transistor 410 illustrated in FIG. 13D has a bottom-gate structure called a channel-etched type and is also referred to as an inverted-staggered transistor.
  • a single-gate transistor is illustrated in FIG 13D, a multi-gate transistor including a plurality of channel formation regions can be formed as needed.
  • a process for manufacturing the transistor 410 over a substrate 400 is described below with reference to FIGS. 13A to 13D.
  • a conductive film is formed over the substrate 400 having an insulating surface, and then, a gate electrode layer 411 is formed through a first photolithography step.
  • a resist mask used in the step may be formed by an inkjet method. Formation of the resist mask by an inkjet method needs no photomask; thus, manufacturing cost can be reduced.
  • the term “film” means something which is formed over an entire surface of a substrate and is to be processed into a desired shape in a subsequent photolithography step or the like, and something before the processing.
  • the word “layer” means something obtained by processing and shaping a “film” into a desired shape by a photolithography step or the like, or something that is to be formed on the entire surface of a substrate.
  • a substrate which can be used as the substrate 400 having an insulating surface it is necessary that the substrate have at least enough heat resistance to a heat treatment to be performed later.
  • a glass substrate formed using barium borosilicate glass, aluminoborosilicate glass, or the like can be used.
  • a glass substrate whose strain point is greater than or equal to 730 °C is preferably used.
  • an insulating layer serving as a base layer may be provided between the substrate 400 and the gate electrode layer 411.
  • the base layer has a function of preventing diffusion of an impurity element from the substrate 400, and can be formed with a single-layer structure or a layered structure using one or more of a silicon nitride film, a silicon oxide film, a silicon nitride oxide film, and a silicon oxynitride film.
  • the gate electrode layer 411 can be formed with a single-layer structure or a layered structure using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
  • a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component.
  • the following structure is preferable: a structure in which a molybdenum layer is stacked over an aluminum layer, a structure in which a molybdenum layer is stacked over a copper layer, a structure in which a titanium nitride layer or a tantalum nitride layer is stacked over a copper layer, or a structure in which a titanium nitride layer and a molybdenum layer are stacked.
  • a three-layer structure As a three-layer structure, a three-layer structure of a tungsten layer or a tungsten nitride layer, a layer of an alloy of aluminum and silicon or an alloy of aluminum and titanium, and a titanium nitride layer or a titanium layer is preferable.
  • a gate insulating layer 402 is formed over the gate electrode layer 411.
  • the gate insulating layer 402 can be formed with a single-layer structure or a layered structure using one or more of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, and an aluminum oxide layer by a plasma CVD method, a sputtering method, or the like.
  • a silicon oxynitride layer may be formed using a deposition gas containing silane (SiH 4 ), oxygen, and nitrogen by a plasma CVD method.
  • a high-k material such as hafnium oxide (HfO*) or tantalum oxide (TaO ⁇ ) can be used as the gate insulating layer.
  • the gate insulating layer 402 is formed to a thickness of 55 nm to 500 nm inclusive; in the case where the gate insulating layer 402 is formed with a layered structure, for example, a first gate insulating layer with a thickness of 50 nm to 200 nm inclusive and a second gate insulating layer with a thickness of 5 nm to 300 nm inclusive are stacked. [0081]
  • a silicon oxynitride layer is formed as the gate insulating layer 402 to a thickness of 100 nm or less by a plasma CVD method.
  • a silicon oxynitride layer may be formed with a high density plasma apparatus.
  • a high-density plasma apparatus refers to an apparatus which can realize a plasma density higher than or equal to 1 x 10 11 /cm 3 .
  • plasma is generated by applying a microwave power of 3 kW to 6 kW so that the insulating layer is formed.
  • a silane gas (SiH 4 ), nitrous oxide (N 2 0), and a rare gas are introduced into a chamber as a source gas to generate high-density plasma at a pressure of 10 Pa to 30 Pa, and the insulating layer is formed over the substrate having an insulating surface, such as a glass substrate.
  • the supply of silane (SiH 4 ) is stopped, and a plasma treatment may be performed on a surface of the insulating layer by introducing nitrous oxide (N 2 0) and a rare gas without exposure to the air.
  • the plasma treatment performed on the surface of the insulating layer by introducing nitrous oxide (N 2 0) and a rare gas is performed at least after the insulating layer is formed.
  • the insulating layer formed through the above process procedure has a small thickness and corresponds to an insulating layer whose reliability can be ensured even though it has a thickness less than 100 nm, for example.
  • the flow ratio of silane (SiH 4 ) to nitrous oxide (N 2 0) which are introduced into the chamber is in the range of 1:10 to 1:200.
  • a rare gas which is introduced into the chamber helium, argon, krypton, xenon, or the like can be used.
  • argon which is inexpensive, is preferably used.
  • the insulating layer formed by using the high-density plasma apparatus can have certain thickness, the insulating layer has excellent step coverage. Further, as for the insulating layer formed by using the high-density plasma apparatus, the thickness of a thin film can be controlled precisely.
  • the insulating layer formed through the above process procedure is greatly different from the insulating layer formed using a conventional parallel plate plasma CVD apparatus.
  • the etching rate of the insulating film formed through the above process procedure is lower than that of the insulating film formed using the conventional parallel plate plasma CVD apparatus by 10 % or more or 20 % or more in the case where the etching rates with the same etchant are compared to each other.
  • the insulating layer formed using the high-density plasma apparatus is a dense film.
  • An oxide semiconductor which is made to be intrinsic (i-type) or substantially intrinsic in a later step (a high-purity oxide semiconductor) is highly sensitive to an interface state and interface charge; thus, an interface between the oxide semiconductor and the gate insulating layer is important. Therefore, the gate insulating layer which is in contact with the high-purity oxide semiconductor needs high quality. Therefore, a high-density plasma CVD apparatus with use of microwaves (2.45 GHz) is preferably employed since formation of a dense and high-quality insulating film having high withstand voltage can be formed. When the high-purity oxide semiconductor and the high-quality gate insulating layer are in close contact with each other, the interface state density can be reduced and favorable interface characteristics can be obtained. It is important that the gate insulating layer have lower interface state density with an oxide semiconductor and a favorable interface as well as having favorable film quality as a gate insulating layer.
  • an oxide semiconductor film 430 is formed to a thickness of 2 nm to 200 nm inclusive over the gate insulating layer 402.
  • powdery substances also referred to as particles or dust
  • the reverse sputtering refers to a method in which, without application of a voltage to a target side, an RF power source is used for application of a voltage to a substrate side in an argon atmosphere to modify a surface.
  • an argon atmosphere instead of an argon atmosphere, a nitrogen atmosphere, a helium atmosphere, an oxygen atmosphere, or the like may be used.
  • an In-Ga-Zn-O-based oxide semiconductor film, an In-Sn-O-based oxide semiconductor film, an In-Sn-Zn-O-based oxide semiconductor film, an In-Al-Zn-O-based oxide semiconductor film, an Sn-Ga-Zn-O-based oxide semiconductor film, an Al-Ga-Zn-O-based oxide semiconductor film, an Sn-Al-Zn-O-based oxide semiconductor film, an In-Ga-O-based oxide semiconductor film, an In-Zn-O-based oxide semiconductor film, an Sn-Zn-O-based oxide semiconductor film, an Al-Zn-O-based oxide semiconductor film, an In-O-based oxide semiconductor film, an Sn-O-based oxide semiconductor film, or a Zn-O-based oxide semiconductor film is used.
  • the oxide semiconductor film 430 is formed by a sputtering method with the use of an In-Ga-Zn-O-based metal oxide target. A cross-sectional view of this stage is illustrated in FIG 13A.
  • the oxide semiconductor film 430 can be formed by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or a mixed atmosphere containing a rare gas (typically argon) and oxygen.
  • a sputtering method it is preferable to perform deposition using a target including Si0 2 at 2 percent by weight or more and 10 percent by weight or less, include SiO * (X>0) which suppresses crystallization in the oxide semiconductor film 430, so that crystallization is suppressed when a heat treatment is performed for dehydration or dehydrogenation performed in a later process.
  • a pulse direct current (DC) power supply is preferable because powder substances generated at the time of deposition can be reduced and the film thickness can be made uniform.
  • the In-Ga-Zn-O-based film is formed to a thickness of 2 nm to 200 nm inclusive.
  • a 20-nm-thick In-Ga-Zn-O-based film is formed by a sputtering method with the use of an In-Ga-Zn-O-based metal oxide target.
  • Examples of a sputtering method include an RF sputtering method in which a high-frequency power source is used as a sputtering power source, a DC sputtering method, and a pulsed DC sputtering method in which a bias is applied in a pulsed manner.
  • An RF sputtering method is mainly used in the case where an insulating film is formed, and a DC sputtering method is mainly used in the case where a metal film is formed.
  • multi-source sputtering apparatus in which a plurality of targets of different materials can be set.
  • films of different materials can be formed to be stacked in the same chamber, or a film of plural kinds of materials can be formed by electric discharge at the same time in the same chamber.
  • a sputtering apparatus provided with a magnet system inside the chamber and used for a magnetron sputtering, and a sputtering apparatus used for an ECR sputtering in which plasma generated with the use of microwaves is used without using glow discharge.
  • a deposition method by a sputtering method there are also a reactive sputtering method in which a target substance and a sputtering gas component are chemically reacted with each other during deposition to form a thin compound film thereof, and a bias sputtering in which a voltage is also applied to a substrate during deposition.
  • the oxide semiconductor film 430 is processed into an island-shaped oxide semiconductor layer through a second photolithography step.
  • a resist mask used in the step may be formed by an inkjet method. Formation of the resist mask by an inkjet method needs no photomask; thus, manufacturing cost can be reduced.
  • the temperature of a first heat treatment for dehydration or dehydrogenation is higher than or equal to 400 °C and lower than or equal to 750 °C, preferably higher than or equal to 400 °C and lower than the strain point of the substrate.
  • the substrate is introduced into an electric furnace which is a kind of heat treatment apparatus, a heat treatment is performed on the oxide semiconductor layers in a nitrogen atmosphere at 450 °C for one hour, and then, the oxide semiconductor layer is not exposed to the air so that entry of water and hydrogen into the oxide semiconductor layer is prevented; thus, an oxide semiconductor layer 431 is obtained (see FIG 13B).
  • a heat treatment apparatus is not limited to an electrical furnace, and may include a device for heating an object to be processed by heat conduction or heat radiation from a heating element such as a resistance heating element.
  • a heating element such as a resistance heating element.
  • an RTA (rapid thermal anneal) apparatus such as a GRTA (gas rapid thermal anneal) apparatus or an LRTA (lamp rapid thermal anneal) apparatus can be used.
  • An LRTA apparatus is an apparatus for heating an object to be processed by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp.
  • a GRTA apparatus is an apparatus for a heat treatment using a high-temperature gas.
  • the gas an inert gas which does not react with an object to be processed by a heat treatment, such as nitrogen or a rare gas such as argon is
  • GRTA by which the substrate is moved into an inert gas heated to a temperature as high as 650 °C to 700 °C, heated for several minutes, and moved out of the inert gas heated to the high temperature may be performed.
  • GRTA a high-temperature heat treatment for a short period of time can be achieved.
  • the first heat treatment it is preferable that water, hydrogen, and the like be not contained in the atmosphere of nitrogen or a rare gas such as helium, neon, or argon. It is preferable that the purity of nitrogen or the rare gas such as helium, neon, or argon which is introduced into a heat treatment apparatus be set to be 6N (99.9999 %) or higher, preferably 7N (99.99999 ) or higher (that is, the impurity concentration is 1 ppm or lower, preferably 0.1 ppm or lower).
  • the first heat treatment performed on the oxide semiconductor layer may be performed on the oxide semiconductor film 430 which has not yet been processed into the island-shaped oxide semiconductor layer. In that case, after the first heat treatment, the substrate is extracted from the heat treatment apparatus, and then the second photolithography step is performed.
  • the heat treatment for dehydration or dehydrogenation of the oxide semiconductor layer may be performed at any of the following timings: after the oxide semiconductor layer is formed; after a source electrode layer and a drain electrode layer are formed over the oxide semiconductor layer; and after a protective insulating film is formed over the source electrode layer and the drain electrode layer.
  • the step of forming the opening portion may be performed either before or after the oxide semiconductor film 430 is subjected to dehydration or dehydrogenation treatment.
  • etching of the oxide semiconductor film 430 is not limited to wet etching, and dry etching may also be used.
  • etching gas for dry etching a gas including chlorine (chlorine-based gas such as chlorine (Cl 2 ), boron trichloride (BC1 3 ), silicon tetrachloride (SiCl 4 ), or carbon tetrachloride (CC1 4 )) is preferably used.
  • chlorine-based gas such as chlorine (Cl 2 ), boron trichloride (BC1 3 ), silicon tetrachloride (SiCl 4 ), or carbon tetrachloride (CC1 4 )
  • chlorine chlorine
  • BC1 3 boron trichloride
  • SiCl 4 silicon tetrachloride
  • CC1 4 carbon tetrachloride
  • a gas containing fluorine fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur hexafluoride (SF 6 ), nitrogen trifluoride (NF 3 ), or trifluoromethane (CHF 3 )); hydrogen bromide (HBr); oxygen (0 2 ); any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like can be used.
  • fluorine-based gas such as carbon tetrafluoride (CF 4 ), sulfur hexafluoride (SF 6 ), nitrogen trifluoride (NF 3 ), or trifluoromethane (CHF 3 )
  • hydrogen bromide HBr
  • oxygen (0 2 ); any of these gases to which a rare gas such as helium (He) or argon (Ar) is added; or the like can be used.
  • a parallel plate RIE (reactive ion etching) method or an ICP (inductively coupled plasma) etching method can be used.
  • the etching condition the amount of electric power applied to a coil-shaped electrode, the amount of electric power applied to an electrode on a substrate side, the temperature of the electrode on the substrate side, or the like.
  • a mixed solution of phosphoric acid, acetic acid, and nitric acid, or the like can be used.
  • ITO07N produced by KANTO CHEMICAL CO., INC.
  • KANTO CHEMICAL CO., INC. may also be used.
  • the etchant after the wet etching is removed together with the etched materials by cleaning.
  • the waste liquid including the etchant and the material etched off may be purified and the material may be reused.
  • a material such as indium included in the oxide semiconductor layer is collected from the waste liquid after the etching and reused, the resources can be efficiently used and the cost can be reduced.
  • the etching conditions (such as an etchant, etching time, and temperature) are appropriately adjusted depending on the material so that the material can be etched into a desired shape.
  • a metal conductive film is formed over the gate insulating layer 402 and the oxide semiconductor layer 431.
  • the metal conductive film may be formed by a sputtering method or a vacuum evaporation method.
  • a material of the metal conductive film an element selected from aluminum (Al), chromium (Cr), copper (Cu), tantalum (Ta), titanium (Ti), molybdenum (Mo), and tungsten (W), an alloy containing any of these elements as a component, an alloy containing any of these the elements in combination, or the like can be given.
  • the metal conductive film may have a single-layer structure or a layered structure of two or more layers.
  • the following structures can be given: a single-layer structure of an aluminum film including silicon, a single-layer structure of a copper film, or a film including copper as a main component, a two-layer structure in which a titanium film is stacked over an aluminum film, a two-layer structure in which a copper film is stacked over a tantalum nitride film or a copper nitride film, and a three-layer structure in which an aluminum film is stacked over a titanium film and another titanium film is stacked over the aluminum film.
  • a film, an alloy film, or a nitride film which contains aluminum (Al) and one or more of elements selected from titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc) may be used.
  • the metal conductive film have heat resistance enough to withstand the heat treatment.
  • a third photolithography step is performed.
  • a resist mask is formed over the metal conductive film and etching is selectively performed, so that a source electrode layer 415a and a drain electrode layer 415b are formed. Then, the resist mask is removed (see FIG 13C).
  • a titanium film is used as the metal conductive film
  • an In-Ga-Zn-0 based oxide is used for the oxide semiconductor layer 431
  • an ammonia hydrogen peroxide mixture (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used.
  • the resist mask used in the step may be formed by an inkjet method. Formation of the resist mask by an inkjet method needs no photomask; thus, manufacturing cost can be reduced.
  • an etching step may be performed with the use of a multi-tone mask which is a light-exposure mask through which light is transmitted to have a plurality of intensities. Since a resist mask formed using a multi-tone mask has a plurality of thicknesses and can be further changed in shape by performing ashing, the resist mask can be used in a plurality of etching steps to provide different patterns. Therefore, a resist mask corresponding to at least two kinds or more of different patterns can be formed by one multi-tone mask. Thus, the number of light-exposure masks can be reduced and the number of corresponding photolithography steps can be also reduced, whereby simplification of a process can be realized.
  • Plasma treatment using a gas such as nitrous oxide (N 2 0), nitrogen (N 2 ), or argon (Ar) is performed.
  • a gas such as nitrous oxide (N 2 0), nitrogen (N 2 ), or argon (Ar) is performed.
  • plasma treatment water and the like absorbed onto an exposed surface of the oxide semiconductor layer are removed.
  • Plasma treatment may be performed using a mixture gas of oxygen and argon as well.
  • an oxide insulating layer 416 which serves as a protective insulating film and is in contact with part of the oxide semiconductor layer is formed without exposure to the air.
  • the oxide insulating layer 416 which has a thickness of at least 1 nm or more, can be formed as appropriate by a sputtering method or the like, that is a method with which impurities such as water and hydrogen are not mixed into the oxide insulating layer 416.
  • a sputtering method or the like that is a method with which impurities such as water and hydrogen are not mixed into the oxide insulating layer 416.
  • entry of the hydrogen to the oxide semiconductor layer is caused, thereby making a backchannel of the oxide semiconductor layer 431 have a lower resistance (have n-type conductivity) and forming parasitic channels. Therefore, it is important that a formation method in which hydrogen is not used is employed in order to form the oxide insulating layer 416 containing as little hydrogen as possible.
  • a 200-nm-fhick silicon oxide film is deposited as the oxide insulating layer 416 by a sputtering method.
  • the substrate temperature in deposition may be higher than or equal to a room temperature and lower than or equal to 300 °C and in this embodiment, is 100 °C.
  • Formation of a silicon oxide film by a sputtering method can be performed in a rare gas (typically, argon) atmosphere, an oxygen atmosphere, or an atmosphere of a rare gas (typically, argon) and oxygen.
  • a silicon oxide target or a silicon target may be used as a target.
  • the silicon oxide film can be formed using a silicon target by a sputtering method in an atmosphere including oxygen and nitrogen.
  • a second heat treatment is performed, preferably in an inert gas atmosphere or an oxygen gas atmosphere (preferably at 200 °C to 400 °C inclusive, more preferably at 250 °C to 350 °C inclusive).
  • the second heat treatment is performed in a nitrogen atmosphere at 250 °C for one hour.
  • part of the oxide semiconductor layer (a channel formation region) is heated while being in contact with the oxide insulating layer 416.
  • oxygen is supplied to part of the oxide semiconductor layer (a channel formation region).
  • the oxide semiconductor layer is subjected to the heat treatment for dehydration or dehydrogenation, and then, part of the oxide semiconductor layer (a channel formation region) is selectively made to be in an oxygen excess state.
  • a channel formation region 413 overlapping with the gate electrode layer 411 becomes i-type, and a source region 414a overlapping with the source electrode layer 415a and a drain region 414b overlapping with the drain electrode layer 415b are formed in a self-aligned manner.
  • the transistor 410 is formed.
  • heat treatment may be performed at 100 °C to 200 °C inclusive for one hour to 30 hours inclusive in the air.
  • the heat treatment is performed at 150 °C for 10 hours.
  • This heat treatment may be performed at a fixed heating temperature.
  • the following change in the heating temperature may be conducted plural times repeatedly: the heating temperature is increased from a room temperature to a temperature of 100 °C to 200 °C and then decreased to a room temperature.
  • this heat treatment may be performed before formation of the oxide insulating film under a reduced pressure. Under the reduced pressure, the heat treatment time can be shortened.
  • hydrogen is taken in the oxide insulating layer from the oxide semiconductor layer.
  • drain region 414b in part of the oxide semiconductor layer, which overlaps with the drain electrode layer 415b, reliability of the transistor can be improved. Specifically, by the formation of the drain region 414b, a structure in which conductivity can be varied from the drain electrode layer 415b to the channel formation region 413 through the drain region 414b can be obtained.
  • the source region or the drain region in the oxide semiconductor layer is formed in the entire thickness direction in the case where the thickness of the oxide semiconductor layer is 15 nm or less.
  • the thickness of the oxide semiconductor layer is 30 nm to 50 nm inclusive, in part of the oxide semiconductor layer, that is, in a region in the oxide semiconductor layer, which is in contact with the source electrode layer or the drain electrode layer, and the vicinity thereof, resistance is reduced and the source region or the drain region is formed, while a region in the oxide semiconductor layer, which is close to the gate insulating layer, can be made to be i-type.
  • a protective insulating layer may be further formed over the oxide insulating layer 416.
  • a silicon nitride film is formed by an RF sputtering method. Since an RF sputtering method has high productivity, it is preferably used as a film formation method of the protective insulating layer.
  • an inorganic insulating film which does not include impurities such as moisture, a hydrogen ion, and OH " and blocks entry of these from the outside is used; a silicon nitride film, an aluminum nitride film, a silicon nitride oxide film, an aluminum oxynitride film, or the like is used.
  • a protective insulating layer 403 is formed using a silicon nitride film (see FIG 13D).
  • the transistor described in this embodiment is a transistor which can be formed over a glass substrate (which can be formed by a low-temperature process). Further, the field-effect mobility of the transistor described in this embodiment is higher than that of a transistor whose channel formation region is formed using amorphous silicon.
  • the transistor described in this embodiment is preferable as a transistor in each pixel in an active matrix display device.
  • the field-effect mobility of the transistor whose channel formation region is formed using an oxide semiconductor is lower than a transistor whose channel formation region is formed using single crystal silicon. Therefore, in an active matrix display device in which a transistor whose channel formation region is formed using single crystal silicon is used as a transistor included in a driver circuit, it is difficult to replace a transistor included in the driver circuit with a transistor whose channel formation region is formed using an oxide semiconductor.
  • the operating frequency of a driver circuit can be reduced as described in Embodiment 2 or the like.
  • the range of application of the transistor can be expanded; for example, the transistor described in this embodiment can be used as a transistor included in a driver circuit. Consequently, manufacturing cost of an active matrix display device can be reduced and the display device can be reduced in size and weight.
  • the transistor of this embodiment can be used as the transistor included in the sampling circuit and the transistor included in each pixel, in the active matrix display device described in Embodiment 2.
  • the transistor in this embodiment can be used as a transistor included in a gate signal line driver circuit or in part of the circuit or/and a transistor included in a circuit of a source signal line driver circuit other than a sampling circuit (e.g., a shift register circuit) or in part of the circuit.
  • a sampling circuit e.g., a shift register circuit
  • FIG 14A illustrates a laptop computer, which includes a main body 2201, a housing 2202, a display portion 2203, a keyboard 2204, and the like.
  • FIG 14B illustrates a personal digital assistant (PDA), which includes a main body 2211 having a display portion 2213, an external interface 2215, an operation button 2214, and the like.
  • PDA personal digital assistant
  • a stylus 2212 for operation is included as an accessory.
  • FIG 14C illustrates an e-book reader 2220 as an example of electronic paper.
  • the e-book reader 2220 includes two housings: housings 2221 and 2223.
  • the housings 2221 and 2223 are bound with each other by a hinge 2237, along which the e-book reader 2220 can be opened and closed. With such a structure, the e-book reader 2220 can be used as a paper book.
  • a display portion 2225 is incorporated in the housing 2221, and a display portion 2227 is incorporated in the housing 2223.
  • the display portion 2225 and the display portion 2227 may display one image or different images.
  • the display portions display different images from each other, for example, the right display portion (the display portion 2225 in FIG 14C) can display text and the left display portion (the display portion 2227 in FIG 14C) can display images.
  • the housing 2221 is provided with an operation portion and the like.
  • the housing 2221 is provided with a power button 2231, an operation key 2233, a speaker 2235, and the like. With the operation key 2233, pages can be turned.
  • a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided.
  • an external connection terminal an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like
  • a recording medium insertion portion, and the like may be provided on the back surface or the side surface of the housing.
  • the e-book reader 2220 may have a function of an electronic dictionary.
  • the e-book reader 2220 may be configured to transmit and receive data wirelessly. Through wireless communication, desired book data or the like can be purchased and downloaded from an electronic book server.
  • electronic paper can be applied to devices in a variety of fields as long as they display information.
  • electronic paper can be used for posters, advertisement in vehicles such as trains, display in a variety of cards such as credit cards, and the like in addition to e-book readers.
  • FIG 14D illustrates a mobile phone.
  • the mobile phone includes two housings: housings 2240 and 2241.
  • the housing 2241 is provided with a display panel 2242, a speaker 2243, a microphone 2244, a pointing device 2246, a camera lens 2247, an external connection terminal 2248, and the like.
  • the housing 2240 is provided with a solar cell 2249 which charges the mobile phone, an external memory slot 2250, and the like.
  • An antenna is incorporated in the housing 2241.
  • the display panel 2242 has a touch panel function.
  • a plurality of operation keys 2245 which are displayed as images is illustrated by dashed lines in FIG 14D.
  • the mobile phone includes a booster circuit for increasing a voltage output from the solar cell 2249 to a voltage needed for each circuit.
  • the mobile phone can include a contactless IC chip, a small recording device, or the like in addition to the above structure.
  • the display orientation of the display panel 2242 is changed as appropriate in accordance with the application mode.
  • the camera lens 2247 is provided on the same surface as the display panel 2242, and thus it can be used as a video phone.
  • the speaker 2243 and the microphone 2244 can be used for videophone calls, recording, and playing sound, etc. as well as voice calls.
  • the housings 2240 and 2241 in a state where they are developed as illustrated in FIG. 14D can be slid so that one is lapped over the other; therefore, the size of the portable phone can be reduced, which makes the portable phone suitable for being carried.
  • the external connection terminal 2248 can be connected to an AC adapter or a variety of cables such as a USB cable, which enables charging of the mobile phone and data communication. Moreover, a larger amount of data can be saved and moved by inserting a recording medium to the external memory slot 2250. Further, in addition to the above functions, an infrared communication function, a television reception function, or the like may be provided.
  • FIG 14E illustrates a digital camera, which includes a main body 2261, a display portion (A) 2267, an eyepiece 2263, an operation switch 2264, a display portion (B) 2265, a battery 2266, and the like.
  • FIG 14F illustrates a television set 2270, which includes a display portion 2273 incorporated in a housing 2271.
  • the display portion 2273 can display images.
  • the housing 2271 is supported by a stand 2275.
  • the television set 2270 can be operated by an operation switch of the housing
  • the remote controller 2280 may have a display portion 2277 in which the information outgoing from the remote controller 2280 is displayed.
  • the television set 2270 is preferably provided with a receiver, a modem, and the like.
  • a general television broadcast can be received with the receiver.
  • the television set is connected to a communication network with or without wires via the modem, one-way (from a sender to a receiver) or two-way (between a sender and a receiver or between receivers) data communication can be performed.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of El Displays (AREA)
PCT/JP2010/073476 2010-01-15 2010-12-17 Semiconductor device and electronic device Ceased WO2011086837A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201080061403.7A CN102696064B (zh) 2010-01-15 2010-12-17 半导体装置和电子装置
KR1020127021384A KR101748763B1 (ko) 2010-01-15 2010-12-17 반도체 장치 및 전자 기기

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010-006419 2010-01-15
JP2010006419 2010-01-15

Publications (1)

Publication Number Publication Date
WO2011086837A1 true WO2011086837A1 (en) 2011-07-21

Family

ID=44277193

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2010/073476 Ceased WO2011086837A1 (en) 2010-01-15 2010-12-17 Semiconductor device and electronic device

Country Status (6)

Country Link
US (2) US8796785B2 (enExample)
JP (1) JP2011164591A (enExample)
KR (1) KR101748763B1 (enExample)
CN (1) CN102696064B (enExample)
TW (2) TWI511109B (enExample)
WO (1) WO2011086837A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10483293B2 (en) 2014-02-27 2019-11-19 Semiconductor Energy Laboratory Co., Ltd. Active matrix display device, and module and electronic appliance including the same

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9660092B2 (en) * 2011-08-31 2017-05-23 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor thin film transistor including oxygen release layer
JP6223126B2 (ja) * 2013-10-30 2017-11-01 キヤノン株式会社 発光素子の駆動回路、露光ヘッド及び画像形成装置
JPWO2016152492A1 (ja) * 2015-03-26 2017-12-28 富士フイルム株式会社 マトリクス装置およびマトリクス装置の製造方法
TWI750448B (zh) * 2019-01-28 2021-12-21 友達光電股份有限公司 觸控顯示裝置
JP2022127330A (ja) * 2021-02-19 2022-08-31 キオクシア株式会社 半導体集積回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000148067A (ja) * 1998-11-12 2000-05-26 Sharp Corp データ信号線駆動回路および画像表示装置
US6982692B2 (en) * 1997-09-30 2006-01-03 Samsung Electronics Co., Ltd. Liquid crystal display and a method for driving the same

Family Cites Families (119)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60198861A (ja) 1984-03-23 1985-10-08 Fujitsu Ltd 薄膜トランジスタ
JPH0244256B2 (ja) 1987-01-28 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn2o5deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPS63210023A (ja) 1987-02-24 1988-08-31 Natl Inst For Res In Inorg Mater ＩｎＧａＺｎ↓４Ｏ↓７で示される六方晶系の層状構造を有する化合物およびその製造法
JPH0244260B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn5o8deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244258B2 (ja) 1987-02-24 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn3o6deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244262B2 (ja) 1987-02-27 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn6o9deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JPH0244263B2 (ja) 1987-04-22 1990-10-03 Kagaku Gijutsucho Mukizaishitsu Kenkyushocho Ingazn7o10deshimesarerurotsuhoshokeinosojokozoojusurukagobutsuoyobisonoseizoho
JP2653099B2 (ja) * 1988-05-17 1997-09-10 セイコーエプソン株式会社 アクティブマトリクスパネル，投写型表示装置及びビューファインダー
JPH05251705A (ja) 1992-03-04 1993-09-28 Fuji Xerox Co Ltd 薄膜トランジスタ
JP3476885B2 (ja) 1992-12-24 2003-12-10 株式会社東芝 表示装置
JP3050738B2 (ja) 1993-12-17 2000-06-12 シャープ株式会社 表示装置の駆動回路
US5555001A (en) * 1994-03-08 1996-09-10 Prime View Hk Limited Redundant scheme for LCD display with integrated data driving circuit
JPH0850465A (ja) * 1994-05-30 1996-02-20 Sanyo Electric Co Ltd シフトレジスタ及び表示装置の駆動回路
JP3479375B2 (ja) 1995-03-27 2003-12-15 科学技術振興事業団 亜酸化銅等の金属酸化物半導体による薄膜トランジスタとｐｎ接合を形成した金属酸化物半導体装置およびそれらの製造方法
WO1997006554A2 (en) * 1995-08-03 1997-02-20 Philips Electronics N.V. Semiconductor device provided with transparent switching element
JP3625598B2 (ja) * 1995-12-30 2005-03-02 三星電子株式会社 液晶表示装置の製造方法
JP3727416B2 (ja) 1996-05-31 2005-12-14 株式会社半導体エネルギー研究所 表示装置
JP4170454B2 (ja) 1998-07-24 2008-10-22 Ｈｏｙａ株式会社 透明導電性酸化物薄膜を有する物品及びその製造方法
JP2000150861A (ja) * 1998-11-16 2000-05-30 Tdk Corp 酸化物薄膜
JP3276930B2 (ja) 1998-11-17 2002-04-22 科学技術振興事業団 トランジスタ及び半導体装置
TW460731B (en) * 1999-09-03 2001-10-21 Ind Tech Res Inst Electrode structure and production method of wide viewing angle LCD
JP4089858B2 (ja) 2000-09-01 2008-05-28 国立大学法人東北大学 半導体デバイス
KR20020038482A (ko) * 2000-11-15 2002-05-23 모리시타 요이찌 박막 트랜지스터 어레이, 그 제조방법 및 그것을 이용한표시패널
JP3997731B2 (ja) * 2001-03-19 2007-10-24 富士ゼロックス株式会社 基材上に結晶性半導体薄膜を形成する方法
JP2002289859A (ja) 2001-03-23 2002-10-04 Minolta Co Ltd 薄膜トランジスタ
JP2003022054A (ja) * 2001-07-06 2003-01-24 Sharp Corp 画像表示装置
JP4090716B2 (ja) * 2001-09-10 2008-05-28 雅司 川崎 薄膜トランジスタおよびマトリクス表示装置
JP3925839B2 (ja) 2001-09-10 2007-06-06 シャープ株式会社 半導体記憶装置およびその試験方法
KR100825093B1 (ko) * 2001-09-27 2008-04-25 삼성전자주식회사 액정 표시 장치
JP4164562B2 (ja) 2002-09-11 2008-10-15 独立行政法人科学技術振興機構 ホモロガス薄膜を活性層として用いる透明薄膜電界効果型トランジスタ
US7061014B2 (en) * 2001-11-05 2006-06-13 Japan Science And Technology Agency Natural-superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film
JP4083486B2 (ja) * 2002-02-21 2008-04-30 独立行政法人科学技術振興機構 ＬｎＣｕＯ（Ｓ，Ｓｅ，Ｔｅ）単結晶薄膜の製造方法
CN1445821A (zh) * 2002-03-15 2003-10-01 三洋电机株式会社 ZnO膜和ZnO半导体层的形成方法、半导体元件及其制造方法
JP3933591B2 (ja) * 2002-03-26 2007-06-20 淳二 城戸 有機エレクトロルミネッセント素子
US7339187B2 (en) * 2002-05-21 2008-03-04 State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University Transistor structures
JP2004022625A (ja) * 2002-06-13 2004-01-22 Murata Mfg Co Ltd 半導体デバイス及び該半導体デバイスの製造方法
US7105868B2 (en) * 2002-06-24 2006-09-12 Cermet, Inc. High-electron mobility transistor with zinc oxide
US7067843B2 (en) * 2002-10-11 2006-06-27 E. I. Du Pont De Nemours And Company Transparent oxide semiconductor thin film transistors
US7327168B2 (en) * 2002-11-20 2008-02-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
JP4166105B2 (ja) 2003-03-06 2008-10-15 シャープ株式会社 半導体装置およびその製造方法
JP2004273732A (ja) 2003-03-07 2004-09-30 Sharp Corp アクティブマトリクス基板およびその製造方法
JP4108633B2 (ja) 2003-06-20 2008-06-25 シャープ株式会社 薄膜トランジスタおよびその製造方法ならびに電子デバイス
US7262463B2 (en) * 2003-07-25 2007-08-28 Hewlett-Packard Development Company, L.P. Transistor including a deposited channel region having a doped portion
JP3841074B2 (ja) * 2003-08-28 2006-11-01 セイコーエプソン株式会社 電気光学装置及び電子機器
JP4029802B2 (ja) * 2003-08-28 2008-01-09 セイコーエプソン株式会社 電気光学装置の駆動回路、電気光学装置及び電子機器
CN1998087B (zh) 2004-03-12 2014-12-31 独立行政法人科学技术振兴机构 非晶形氧化物和薄膜晶体管
US7145174B2 (en) * 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
US7282782B2 (en) * 2004-03-12 2007-10-16 Hewlett-Packard Development Company, L.P. Combined binary oxide semiconductor device
US7297977B2 (en) * 2004-03-12 2007-11-20 Hewlett-Packard Development Company, L.P. Semiconductor device
US7211825B2 (en) * 2004-06-14 2007-05-01 Yi-Chi Shih Indium oxide-based thin film transistors and circuits
JP2006100760A (ja) * 2004-09-02 2006-04-13 Casio Comput Co Ltd 薄膜トランジスタおよびその製造方法
US7285501B2 (en) * 2004-09-17 2007-10-23 Hewlett-Packard Development Company, L.P. Method of forming a solution processed device
US7298084B2 (en) * 2004-11-02 2007-11-20 3M Innovative Properties Company Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes
US7791072B2 (en) * 2004-11-10 2010-09-07 Canon Kabushiki Kaisha Display
US7863611B2 (en) * 2004-11-10 2011-01-04 Canon Kabushiki Kaisha Integrated circuits utilizing amorphous oxides
CN101057338B (zh) * 2004-11-10 2011-03-16 佳能株式会社 采用无定形氧化物的场效应晶体管
KR100953596B1 (ko) * 2004-11-10 2010-04-21 캐논 가부시끼가이샤 발광장치
US7829444B2 (en) * 2004-11-10 2010-11-09 Canon Kabushiki Kaisha Field effect transistor manufacturing method
CN102945857B (zh) * 2004-11-10 2015-06-03 佳能株式会社 无定形氧化物和场效应晶体管
US7453065B2 (en) * 2004-11-10 2008-11-18 Canon Kabushiki Kaisha Sensor and image pickup device
US7671833B2 (en) * 2004-11-22 2010-03-02 Samsung Electronics Co., Ltd. Touch sensible display device
US7579224B2 (en) * 2005-01-21 2009-08-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a thin film semiconductor device
TWI505473B (zh) * 2005-01-28 2015-10-21 半導體能源研究所股份有限公司 半導體裝置，電子裝置，和半導體裝置的製造方法
TWI445178B (zh) * 2005-01-28 2014-07-11 半導體能源研究所股份有限公司 半導體裝置，電子裝置，和半導體裝置的製造方法
US7858451B2 (en) * 2005-02-03 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Electronic device, semiconductor device and manufacturing method thereof
US7948171B2 (en) * 2005-02-18 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20060197092A1 (en) * 2005-03-03 2006-09-07 Randy Hoffman System and method for forming conductive material on a substrate
US8681077B2 (en) 2005-03-18 2014-03-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and display device, driving method and electronic apparatus thereof
WO2006105077A2 (en) * 2005-03-28 2006-10-05 Massachusetts Institute Of Technology Low voltage thin film transistor with high-k dielectric material
US7645478B2 (en) * 2005-03-31 2010-01-12 3M Innovative Properties Company Methods of making displays
US8300031B2 (en) * 2005-04-20 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element
JP2006344849A (ja) * 2005-06-10 2006-12-21 Casio Comput Co Ltd 薄膜トランジスタ
US7691666B2 (en) * 2005-06-16 2010-04-06 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7402506B2 (en) * 2005-06-16 2008-07-22 Eastman Kodak Company Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby
US7507618B2 (en) 2005-06-27 2009-03-24 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
KR100711890B1 (ko) * 2005-07-28 2007-04-25 삼성에스디아이 주식회사 유기 발광표시장치 및 그의 제조방법
JP2007059128A (ja) * 2005-08-23 2007-03-08 Canon Inc 有機ｅｌ表示装置およびその製造方法
JP5116225B2 (ja) * 2005-09-06 2013-01-09 キヤノン株式会社 酸化物半導体デバイスの製造方法
JP2007073705A (ja) * 2005-09-06 2007-03-22 Canon Inc 酸化物半導体チャネル薄膜トランジスタおよびその製造方法
JP4850457B2 (ja) * 2005-09-06 2012-01-11 キヤノン株式会社 薄膜トランジスタ及び薄膜ダイオード
JP4280736B2 (ja) * 2005-09-06 2009-06-17 キヤノン株式会社 半導体素子
FR2890759B1 (fr) * 2005-09-09 2007-11-02 Thales Sa Afficheur matriciel a cristaux liquides du type a matrice active
EP1998373A3 (en) * 2005-09-29 2012-10-31 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device having oxide semiconductor layer and manufacturing method thereof
US7310402B2 (en) 2005-10-18 2007-12-18 Au Optronics Corporation Gate line drivers for active matrix displays
JP5037808B2 (ja) * 2005-10-20 2012-10-03 キヤノン株式会社 アモルファス酸化物を用いた電界効果型トランジスタ、及び該トランジスタを用いた表示装置
KR101112652B1 (ko) * 2005-11-15 2012-02-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 액티브 매트릭스 디스플레이 장치 및 텔레비전 수신기
TWI292281B (en) * 2005-12-29 2008-01-01 Ind Tech Res Inst Pixel structure of active organic light emitting diode and method of fabricating the same
US7867636B2 (en) * 2006-01-11 2011-01-11 Murata Manufacturing Co., Ltd. Transparent conductive film and method for manufacturing the same
JP4977478B2 (ja) * 2006-01-21 2012-07-18 三星電子株式会社 ＺｎＯフィルム及びこれを用いたＴＦＴの製造方法
US7576394B2 (en) * 2006-02-02 2009-08-18 Kochi Industrial Promotion Center Thin film transistor including low resistance conductive thin films and manufacturing method thereof
US7977169B2 (en) * 2006-02-15 2011-07-12 Kochi Industrial Promotion Center Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof
KR20070101595A (ko) * 2006-04-11 2007-10-17 삼성전자주식회사 ＺｎＯ ＴＦＴ
US20070252928A1 (en) * 2006-04-28 2007-11-01 Toppan Printing Co., Ltd. Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof
JP5028033B2 (ja) 2006-06-13 2012-09-19 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4999400B2 (ja) * 2006-08-09 2012-08-15 キヤノン株式会社 酸化物半導体膜のドライエッチング方法
JP4609797B2 (ja) * 2006-08-09 2011-01-12 Ｎｅｃ液晶テクノロジー株式会社 薄膜デバイス及びその製造方法
JP4332545B2 (ja) * 2006-09-15 2009-09-16 キヤノン株式会社 電界効果型トランジスタ及びその製造方法
JP5164357B2 (ja) * 2006-09-27 2013-03-21 キヤノン株式会社 半導体装置及び半導体装置の製造方法
JP4274219B2 (ja) * 2006-09-27 2009-06-03 セイコーエプソン株式会社 電子デバイス、有機エレクトロルミネッセンス装置、有機薄膜半導体装置
US7622371B2 (en) * 2006-10-10 2009-11-24 Hewlett-Packard Development Company, L.P. Fused nanocrystal thin film semiconductor and method
US7772021B2 (en) * 2006-11-29 2010-08-10 Samsung Electronics Co., Ltd. Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays
JP2008140684A (ja) * 2006-12-04 2008-06-19 Toppan Printing Co Ltd カラーｅｌディスプレイおよびその製造方法
TWI341507B (en) * 2006-12-29 2011-05-01 Chimei Innolux Corp Shift register and liquid crystal display device
KR101303578B1 (ko) * 2007-01-05 2013-09-09 삼성전자주식회사 박막 식각 방법
US8207063B2 (en) * 2007-01-26 2012-06-26 Eastman Kodak Company Process for atomic layer deposition
KR100851215B1 (ko) * 2007-03-14 2008-08-07 삼성에스디아이 주식회사 박막 트랜지스터 및 이를 이용한 유기 전계 발광표시장치
US7795613B2 (en) * 2007-04-17 2010-09-14 Toppan Printing Co., Ltd. Structure with transistor
KR101325053B1 (ko) * 2007-04-18 2013-11-05 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 이의 제조 방법
KR20080094300A (ko) * 2007-04-19 2008-10-23 삼성전자주식회사 박막 트랜지스터 및 그 제조 방법과 박막 트랜지스터를포함하는 평판 디스플레이
KR101334181B1 (ko) * 2007-04-20 2013-11-28 삼성전자주식회사 선택적으로 결정화된 채널층을 갖는 박막 트랜지스터 및 그제조 방법
CN101663762B (zh) * 2007-04-25 2011-09-21 佳能株式会社 氧氮化物半导体
KR101345376B1 (ko) 2007-05-29 2013-12-24 삼성전자주식회사 ＺｎＯ 계 박막 트랜지스터 및 그 제조방법
DE102007040712B4 (de) * 2007-08-23 2014-09-04 Seereal Technologies S.A. Elektronisches Anzeigegerät und Vorrichtung zur Ansteuerung von Pixeln eines Displays
US8349662B2 (en) * 2007-12-11 2013-01-08 Micron Technology, Inc. Integrated circuit having memory cell array, and method of manufacturing same
JP5215158B2 (ja) * 2007-12-17 2013-06-19 富士フイルム株式会社 無機結晶性配向膜及びその製造方法、半導体デバイス
US20100295042A1 (en) 2008-01-23 2010-11-25 Idemitsu Kosan Co., Ltd. Field-effect transistor, method for manufacturing field-effect transistor, display device using field-effect transistor, and semiconductor device
KR101484291B1 (ko) 2008-06-17 2015-01-20 삼성디스플레이 주식회사 데이터 드라이버 및 이를 갖는 표시장치
JP4623179B2 (ja) * 2008-09-18 2011-02-02 ソニー株式会社 薄膜トランジスタおよびその製造方法
JP5451280B2 (ja) * 2008-10-09 2014-03-26 キヤノン株式会社 ウルツ鉱型結晶成長用基板およびその製造方法ならびに半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6982692B2 (en) * 1997-09-30 2006-01-03 Samsung Electronics Co., Ltd. Liquid crystal display and a method for driving the same
JP2000148067A (ja) * 1998-11-12 2000-05-26 Sharp Corp データ信号線駆動回路および画像表示装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10483293B2 (en) 2014-02-27 2019-11-19 Semiconductor Energy Laboratory Co., Ltd. Active matrix display device, and module and electronic appliance including the same
US11605655B2 (en) 2014-02-27 2023-03-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and module and electronic appliance including the same
US11916088B2 (en) 2014-02-27 2024-02-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and module and electronic appliance including the same

Also Published As

Publication number Publication date
US20140339553A1 (en) 2014-11-20
KR101748763B1 (ko) 2017-06-20
CN102696064A (zh) 2012-09-26
KR20120127451A (ko) 2012-11-21
TW201145244A (en) 2011-12-16
US9484365B2 (en) 2016-11-01
JP2011164591A (ja) 2011-08-25
TWI573111B (zh) 2017-03-01
CN102696064B (zh) 2015-11-25
US20110175670A1 (en) 2011-07-21
TWI511109B (zh) 2015-12-01
US8796785B2 (en) 2014-08-05
TW201546789A (zh) 2015-12-16

Similar Documents

Publication Publication Date Title
US20240047468A1 (en) Liquid crystal display device and electronic device
JP7695454B2 (ja) 半導体装置
US20230005446A1 (en) Display device and electronic device
JP2019191599A (ja) 液晶表示装置
US9484365B2 (en) Semiconductor device including switch electrically connected to signal line
WO2011099359A1 (en) Display device and driving method
JP2015057668A (ja) 液晶表示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10843190

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20127021384

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 10843190

Country of ref document: EP

Kind code of ref document: A1