Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W20/00—Interconnections in chips, wafers or substrates
  • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K1/00—Printed circuits
  • H05K1/02—Details
  • H05K1/14—Structural association of two or more printed circuits
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W20/00—Interconnections in chips, wafers or substrates
  • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
  • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
  • H10W20/425—Barrier, adhesion or liner layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/01—Manufacture or treatment
  • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
  • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
  • H10W70/65—Shapes or dispositions of interconnections
  • H10W70/654—Top-view layouts
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
  • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
  • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
  • H10W70/65—Shapes or dispositions of interconnections
  • H10W70/654—Top-view layouts
  • H10W70/656—Fan-in layouts

Definitions

• This disclosure relates to semiconductors, and more particularly to semiconductor interconnection technology for electrical connections.
• An integrated circuit contains multiple pads. Some applications of the integrated circuit involve the placement of a thin film, such as a dielectric layer, over the integrated circuit. When the thin film is present, the multiple pads of the integrated circuit require an interconnect thereto at a location within an overlying level. These pads are often arranged in as close proximity to each other as possible. These interconnects are commonly referred to as vias.
• a via is formed from a hole in a dielectric layer that is filled or plated with an electrical conductor so that contact is made from a lower level pad known as a land to a higher level pad known as a via capture pad. Therefore, the land and the capture pad have aligned centers. Manufacturing design rules require that the capture pad have at least a predetermined larger size than the opening of the via.
• the larger size requires the capture pad to extend beyond the opening of the via in all directions.
• the size of the capture pad is therefore significantly larger than the size of the dielectric opening. Additionally, a minimum distance is required between the overlying capture pads which further increases the minimum pitch between the capture pads and as a result between the lands.
• FIG. 1 there is shown a known integrated circuit 10 with interconnects.
• a pad 12 is located adjacent another pad 14. hi one form each of pad 12 and pad 14 may be implemented as a land.
• a dielectric layer 22 Overlying the pad 12 and pad 14 is a dielectric layer 22.
• a conductive trace or metal interconnect 16 and a metal interconnect 18 which function as traces.
• the metal interconnect 16 is connected to a capture pad 17 which is further connected to pad 14 by a hole or via having a diameter dl.
• the interconnect 18 is connected to land 12 by way of a hole or via having a diameter dl that is captured by a via capture pad 19 having a diameter d2 which is substantially larger than diameter dl .
• the capture pad 17 is separated from capture pad 19 by a required minimum length labeled Ll.
• Ll the distance between the center of the capture pad 17 and capture pad 19 is L2.
• L2 limits the total number of pads along the side of integrated circuit 10. In other words, in the prior art the distance L2 is the limiting factor that prevents integrated circuit from having a smaller land pad pitch.
• FIG. 2 Illustrated in FIG. 2 is a cross-section of capture pad 19, die pad 12 and associated via taken along line 2-2 of FIG. 1.
• the pad 12 is situated within a substrate 20 of integrated circuit 10. It should be understood that substrate 20 may be implemented at various levels within integrated circuit 10 other than at a bulk or body layer.
• a dielectric layer 22 overlies the substrate 20 and has an opening of width dl to define the via. Overlying the dielectric layer 22 is the metal interconnect 18 which intersects via capture pad 19 and electrically connects to pad 12.
• FIG. 1 illustrates in topographical form a known integrated circuit with limited pad pitch
• FIG. 2 illustrates in cross-sectional form a pad of the integrated circuit of FIG. 1 with overlying interconnect
• FIG. 3-18 illustrates in either topographical or cross-sectional form an integrated circuit having a fine pitch interconnect in accordance with the present invention.
• FIG. 3 Illustrated in FIG. 3 is an integrated circuit 40 with interconnect in accordance with the present invention.
• a plurality of die pads such as a die pad 42, a die pad 44, a die pad 46 and a die pad 48.
• die pad is one form of a contact pad.
• the structures described herein may be readily implemented in a semiconductor or electronic device on a surface other than a die. For example, the structures described herein may be implemented on a layer overlying multiple layers overlying a die or may be implemented on a printed circuit board.
• Each of die pads 42, 44, 46 and 48 is positioned lateral to each other and as close to one another as physically possible to reliably manufacture the integrated circuit 10.
• the die pads 42, 44, 46 and 48 have a pitch or separation distance that is one hundred micrometers (microns) or less. In the illustrated form the die pads 42, 44, 46 and 48 are positioned adjacent an edge of the integrated circuit 40. However, it should be well understood that other locations within the integrated circuit 40 for the placement of die pads 42, 44, 46 and 48 may be selected. Overlying the integrated circuit 40 and a portion of die pads 42, 44, 46 and 48 is a dielectric layer 50. In the illustrated form the die pads 42, 44, 46 and 48 have two edges aligned two lines parallel to an adjacent periphery of the integrated circuitry. In the illustrated form the die pads 42, 44, 46 and 48 are substantially rectangular.
• FIG. 4 Illustrated in FIG. 4 is a cross-sectional view of die pad 46 taken along line 4-4.
• the die pad 46 is formed within a substrate 52 of the integrated circuit 40.
• dielectric layer 50 Overlying the die pad 46 is dielectric layer 50.
• the dielectric layer 50 may be made from any of a number of insulating materials such as oxides, nitrides, Bismaleimide-Triazine (BT) from Mitsubishi Gas and Chemical, Bisbenzocyclobutene (BCB) from Dow Chemical, Intervia 8010 by Rohm and Haas, or polymer based dry film dielectrics.
• the selected material may or may not be photodefinable and may be applied by a variety of techniques such as lamination or spin coating.
• a trench or opening 54 is formed in the dielectric layer 50.
• the opening 54 has a length along a periphery of the integrated circuit and a width that is within the two lines that the die pads 42, 44, 46 and 48 are aligned along.
• the trench or opening 54 may be formed, for example, by photodefmition or laser ablation.
• FIG. 6 Illustrated in FIG. 6 is a cross-section of the integrated circuit 40 taken substantially along line 6-6 of FIG. 5.
• the opening 54 is located overlying only a portion of the width of die pad 46. While the walls of the opening 54 are illustrated as being slanted, it should be understood that the walls of opening 54 may be formed so that they are substantially vertical.
• a seed layer 56 (so termed for being a layer from which another layer is formed) is formed overlying the dielectric layer 50 and the die pads 42, 44, 46 and 48 after forming the opening 54.
• the seed layer 56 may alternatively be referred to as a bus layer for plating.
• the seed layer 56 is formed in one embodiment by depositing one of titanium, tungsten, copper, titanium copper, titanium tungsten copper or other metal or metal combination suitable as a seed layer. In another form the seed layer 56 may be formed by electroless plating of copper.
• FIG. 8 Illustrated in FIG. 8 is a cross-section of the integrated circuit 40 taken substantially along line 8-8 of FIG. 7.
• the seed layer 56 is a thin film relative to the thickness of dielectric layer 50.
• the seed layer 56 is blanket deposited and thus is formed in the opening 54 as well as over the dielectric layer 50.
• Illustrated in FIG. 9 is further processing of the integrated circuit 40.
• a film of photoresist 58 is formed overlying the integrated circuit 40 and directly onto the seed layer 56.
• the photoresist 58 is formed by a spin operation or spray coating. In other forms a laminar film of photoresist 58 may be formed.
• Illustrated in FIG. 10 is a cross-section of the integrated circuit 40 taken substantially along line 10-10 of FIG. 9.
• the film of photoresist 58 is illustrated as substantially filling the opening 54. A small dip or recessed area in the photoresist 58 may be present directly over the opening 54.
• Illustrated in FIG. 11 is further processing of the integrated circuit 40 in which a plurality of trace openings 60, 62, 64 and 66 is formed by patterning the photoresist 58.
• the patterning of photoresist 58 creates substantially uniform sized trace openings 60, 62, 64 and 66 which respectively expose die pads 42, 44, 46 and 48.
• the patterning forms trace openings 60, 62, 64 and 66 each with a trace opening width 68.
• a minimum width for each of the trace openings 60, 62, 64 and 66 occurs in one form over the die pads.
• openings 60, 62, 64 and 66 are illustrated with substantially the same dimensions, it should be understood that the photoresist 58 may be patterned with a predetermined pattern such that the dimensions of the openings 60, 62, 64 and 66 vary. Openings 60, 62, 64 and 66 are illustrated as ending on the right at a point within the trench formed by opening 54. However, openings 60, 62, 64 and 66 may extend beyond the opening 54 to the right if desired.
• FIG. 12 Illustrated in FIG. 12 is a cross-sectional view of integrated circuit 40 taken along line 12-12 of FIG. 11.
• the opening 64 extends from the left of the view to a point within the opening 54.
• opening 64 may also extend beyond the opening 54 to the right so that an opening is present above dielectric layer 50 and seed layer 56 on the right-most portion of FIG. 12 if so desired.
• a portion of the photoresist 58 on the right is left intact overlying the seed layer 56 to continue masking the seed layer 56.
• Illustrated in FIG. 13 is further processing of the integrated circuit 40 in which conductive material is formed in each of the openings 60, 62, 64 and 66 to form conductive lines such as metal traces 70, 72, 74 and 76.
• the metal traces 70, 72, 74 and 76 are respectively in direct contact with die pads 42, 44, 46 and 48 yet remains electrically short- circuited together by the seed layer 56 between the metal traces 70, 72, 74 and 76.
• the metal in one form is copper but it should be well understood that other metals and other conductive materials may be formed.
• the metal is formed by electroplating using the seed layer 56 to plate the metal in the openings 60, 62, 64 and 66.
• FIG. 14 Illustrated in FIG. 14 is a cross-sectional view taken along line 14-14 of FIG. 13.
• the metal trace 74 overlies a portion of seed layer 56 and extends into opening 54 to make contact with die pad 46. It should be noted that the thickness of metal trace 74 is substantially uniform along the length. Because seed layer 56 and metal trace 74 are both conductive, an electrical connection to die pad 46 is formed. Note that as in FIG. 13 the seed layer 56 continues to electrically short circuit the metal traces 70, 72, 74 and 76.
• the metal trace 74 is illustrated extending to the left in FIG.
• metal trace 74 may extend to the right of the opening 54 to lie on top of the dielectric layer 50 on the right side of FIG. 14. In such an alternate form the photoresist 58 is removed on the right side to permit the formation of metal on the seed layer 56.
• FIG. 15 Illustrated in FIG. 15 is further processing of integrated circuit 40 in which a remainder of photoresist 58 and seed layer 56 has been removed.
• This removal step removes the seed layer 56 between the metal traces 70, 72, 74 and 76, isolates the traces and forms individual trace contacts to their respective die pads, hi one form a remainder of photoresist 58 is stripped using a chemical stripping process and a remainder of seed layer 56 is etched away.
• FIG. 16 Illustrated in FIG. 16 is a cross-section of integrated circuit 40 taken substantially along line 16-16 of FIG. 15. hi the illustrated form the opening 54 illustrates metal trace 74 making electrical contact to a predetermined portion of the die pad 46. In the illustrated form only a substantially left-side portion of the die pad 46 where the photoresist 58 previously was is now exposed, hi an alternate form the whole of die pad 46 is exposed to permit continuation of a conductor into and from opposite sides of the die pad 46.
• Illustrated in FIG. 17 is further processing of integrated circuit 40 in which a dielectric layer 80 is formed overlying and in contact with all metal traces 70, 72, 74 and 76, the exposed portion of die pads 42, 44, 46 and 48, and a portion of the dielectric layer 50.
• Dielectric layer 80 functions further to insulate the metal traces 70, 72, 74 and 76. It should be understood that at this point in the processing method additional circuit layers (not shown) may be added to implement a desired circuit function. Note that the pitch between any two of the metal traces 70, 72, 74 and 76 is the distance from the center of conductive trace to the center of an adjacent conductive trace.
• the pitch between any two of the metal traces 70, 72, 74 and 76 is equal to a separation distance between two adjacent conductive traces plus the width of one conductive trace, assuming that each of the conductive traces have substantially the same width.
• the pitch in the illustrated structure between any of metal traces 70, 72, 74 and 76 is substantially smaller than the pitch between metal interconnects 16 and 18 of FIG. 1.
• FIG. 18 Illustrated in FIG. 18 is a cross-sectional view of integrated circuit structure 40 taken along line 18-18 of FIG. 17.
• dielectric layer 80 overlies and is in contact with the metal trace 74, the exposed portion of die pad 46 and a portion of the dielectric layer 50.
• the dielectric layer 80 maybe slightly recessed within the opening 54.
• Conventional planarization techniques may be used to further planarize the exposed surface of dielectric layer 80.
• the pitch of the structures illustrated in FIGs. 3-18 is one-third of the pitch of the integrated circuit of FIG. 1. This is a significant savings in die space that enables substantially more miniaturization of circuitry.
• a continuous trench is formed in a first direction across two or more pads.
• a conductive strip or metal trace is formed which is continuous and transitions from a level elevated above the pad (i.e. out of the plane of the pad) to a lower level to make contact with the pad.
• This structure may also be used in inverted (i.e. rotated upside down) form if desired. It should be noted that the portion of a conductive line overlying a dielectric opening does not need to cover the entire periphery or area of the opening.
• the method taught herein is very helpful in manufacturing an interconnect to a semiconductor device.
• an interconnect structure is being attached to a semiconductor die, there may be die drift associated with the alignment by the tool used to form the conductive traces to the pads of the die. Because the width of the metal traces 70, 72, 74 and 76 is less than the width of the die pads to which they are connected, die drift errors are automatically compensated as long as the die drift does not exceed a maximum drift value.
• a via i.e. an opening in a dielectric that exposes an underlying pad to be contacted
• the conductive traces on a top surface of a dielectric layer are patterned to fall out of the plane in which the conductive traces are placed and into the opening without using a cover pad.
• the conductive trace interconnect may be placed either along a periphery or edge of an integrated circuit or anywhere else within the integrated circuit.
• metal traces 70, 72, 74 and 76 are illustrated as being perpendicular in direction to the trench or opening 54, the metal traces may be formed at other angles to the opening 54. While metal traces 70, 72, 74 and 76 are described as being formed by a conventional plating process, other known processes may be used to form conductive traces.
• the die pad 46 may be implemented as a conductive pad in other applications. For example a pad on an integrated circuit board or other type of substrate may be used.
• a method for contacting contact pads of an integrated circuit A dielectric layer is provided over the integrated circuit and the contact pads. An opening in the dielectric layer is formed to expose the contact pads whereby a portion of the dielectric layer is removed between adjacent contact pads.
• a seed layer is formed over the dielectric layer and the contact pads after forming the opening.
• a photoresist layer is formed over the seed layer. The photoresist layer is patterned to form openings in a remaining portion of the photoresist layer to the contact pads. The openings form lines with widths and the remaining portion of the photoresist layer masks a first portion of the seed layer. The remaining portion of the photoresist is removed and the first portion of the seed layer is removed.
• the patterning of the photoresist layer exposes the seed layer in the openings and covers a first portion of the seed layer with a remaining portion of the photoresist layer. The remaining portion of the photoresist layer is removed and the first portion of the seed layer is removed.
• the contact pads have a pitch that is no greater than 70 micrometers.
• the contact pads are along a periphery of the integrated circuit and the seed layer contains at least one of titanium, tungsten or copper. In another form all three of these metals are used in the seed layer.
• the minimum widths for the lines occurs over the contact pads.
• the remaining portion of the photoresist layer covers a portion of the contact pads.
• the contact pads have two edges aligned along two lines parallel to an adjacent periphery of the integrated circuit, and the opening in the dielectric layer has a length along a periphery of the integrated circuit and a width that is within the two lines.
• an interconnect structure over an integrated circuit structure, wherein the integrated circuit structure has a plurality of contact pads.
• a plurality of lines run over the integrated circuit structure and have trace portions in a region adjacent to the contact pads and contact portions over the contact pads.
• the contact portions make electrical contact to the contact pads.
• the trace portions are over a dielectric layer and the contact pads are in a single opening in the dielectric layer.
• the contact pads are adjacent and have a pitch that is not greater than 70 micrometers.
• the trace portions have a width and the contact portions have a width not exceeding a minimum of the width of the trace portions.
• the contact pads have two edges aligned along two lines parallel to an adjacent periphery of the integrated circuit, wherein the opening in the dielectric layer has a length along a periphery of the integrated circuit and a width that is within the two lines.
• a method of forming a first conductive line to a first contact pad The first contact pad is over a portion of a first dielectric layer.
• a seed layer is formed over the first dielectric layer and the first contact pad.
• a photoresist layer is formed over the first dielectric layer.
• the photoresist layer is patterned to form a first opening in the photoresist layer and leave a remaining portion of the photoresist layer.
• the opening has a first trace portion in a region adjacent to the first contact pad and a first contact portion over the first contact pad.
• the first contact portion makes electrical contact to the first contact pad.
• the first trace portion has a width and the first contact portion has a width not substantially exceeding a minimum of the width of the first trace portion.
• Conductive material is formed in the first opening to make electrical contact to the first contact pad in the first contact portion and form a first conductive trace in the first trace portion, whereby the first conductive line is formed.
• a second dielectric layer is formed over the first dielectric layer. An opening in the second dielectric layer is formed wherein the first contact pad is in the opening in the second dielectric layer. The first trace portion is over the second dielectric layer.
• the photoresist layer is patterned to expose the seed layer in the opening and cover a first portion of the seed layer with the remaining portion of the photoresist layer. The remaining portion of the photoresist layer is removed and the first portion of the seed layer is removed.
• the seed layer is at least one of titanium, tungsten or copper.
• a second conductive line makes contact to a second contact pad, wherein the second contact pad is over a second portion of the first dielectric layer. The seed layer is formed over the second contact pad.
• the photoresist layer is patterned to form a second opening in the photoresist layer. The second opening has a second trace portion in a region adjacent to the second contact pad and a second contact portion over the second contact pad.
• the second contact portion makes electrical contact to the second contact pad.
• the second trace portion has a width and the second contact portion has a width not substantially exceeding a minimum of the width of the second trace portion.
• conductive material is formed in the second opening to make electrical contact to the second contact pad in the second contact portion and a second conductive trace is formed in the second trace portion whereby the second conductive line is formed.
• the first and second contact pads are separated at a pitch that is no greater than 70 micrometers.
• a second dielectric layer is formed over the first dielectric layer. An opening in the second dielectric layer is formed wherein the first contact pad and the second contact pad are in the opening in the second dielectric layer. A region is directly between the first contact pad and the second pad. The first trace portion and the second trace portion are over the second dielectric layer, and the opening in the second dielectric layer includes the region directly between the first and second contact pads.
• the term “plurality”, as used herein, is defined as two or more than two.
• the term “another”, as used herein, is defined as at least a second or more.
• the terms “including” and/or “having”, as used herein, are defined as “comprising” (i.e., open language).
• the term “coupled”, as used herein, is defined as connected, although not necessarily directly, and not necessarily mechanically.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
• Multi-Conductor Connections (AREA)
• Coupling Device And Connection With Printed Circuit (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (2)

Family

ID=38002924

Family Applications (1)

Country Status (7)

Families Citing this family (10)

Family Cites Families (21)

• 2005
  • 2005-11-07 US US11/267,975 patent/US7528069B2/en not_active Expired - Lifetime
• 2006
  • 2006-10-11 EP EP06816841A patent/EP1949426A4/en not_active Withdrawn
  • 2006-10-11 KR KR1020087010932A patent/KR101452791B1/ko active Active
  • 2006-10-11 JP JP2008540029A patent/JP2009515361A/ja active Pending
  • 2006-10-11 WO PCT/US2006/040020 patent/WO2007055863A2/en not_active Ceased
  • 2006-10-11 CN CN2006800415484A patent/CN101305453B/zh active Active
  • 2006-10-27 TW TW095139912A patent/TWI408775B/zh active

Non-Patent Citations (2)

Also Published As

Similar Documents

Legal Events