WO2004004002A1 - Unter ein pad integrierte halbleiterstruktur - Google Patents

Unter ein pad integrierte halbleiterstruktur Download PDF

Info

Publication number
WO2004004002A1
WO2004004002A1 PCT/DE2003/001955 DE0301955W WO2004004002A1 WO 2004004002 A1 WO2004004002 A1 WO 2004004002A1 DE 0301955 W DE0301955 W DE 0301955W WO 2004004002 A1 WO2004004002 A1 WO 2004004002A1
Authority
WO
WIPO (PCT)
Prior art keywords
metal
semiconductor structure
conductor tracks
integrated semiconductor
structure according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/DE2003/001955
Other languages
German (de)
English (en)
French (fr)
Inventor
Robert Bauer
Werner Ertle
Till FROHNMÜLLER
Bernd Goller
Reinhard Greiderer
Oliver Nagler
Olaf Schmeckebier
Wolfgang Stadler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US10/519,860 priority Critical patent/US7190077B2/en
Priority to EP03761414A priority patent/EP1518272B1/de
Priority to JP2004516476A priority patent/JP4065876B2/ja
Priority to DE50311482T priority patent/DE50311482D1/de
Publication of WO2004004002A1 publication Critical patent/WO2004004002A1/de
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H10W72/9232—Bond pads having multiple stacked layers with additional elements interposed between layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/934—Cross-sectional shape, i.e. in side view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/981—Auxiliary members, e.g. spacers
    • H10W72/983—Reinforcing structures, e.g. collars

Definitions

  • Such a semiconductor structure is, for example, from the US. 6,207,547.
  • One embodiment of the integrated semiconductor structure according to the invention provides that the number of conductor tracks within a metal layer, at least below the surface of the pad metal, is between 2 and 6, depending on the size and extent of this pad metal. According to the invention, the conductor tracks can be electrically insulated from one another within a metal layer.
  • a further advantageous embodiment of the integrated semiconductor structure provides that the metal layers consist, at least for the most part, of a sufficiently hard metal. This can prevent the thickness of the metal layers from decreasing under mechanical stress or the insulation layer which lies above the metal layer from being pushed through to the insulation layer lying underneath.

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
PCT/DE2003/001955 2002-07-01 2003-06-12 Unter ein pad integrierte halbleiterstruktur Ceased WO2004004002A1 (de)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US10/519,860 US7190077B2 (en) 2002-07-01 2003-06-12 Semiconductor structure integrated under a pad
EP03761414A EP1518272B1 (de) 2002-07-01 2003-06-12 Unter ein pad integrierte halbleiterstruktur
JP2004516476A JP4065876B2 (ja) 2002-07-01 2003-06-12 パッド下の集積半導体構造
DE50311482T DE50311482D1 (https=) 2002-07-01 2003-06-12

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10229493A DE10229493B4 (de) 2002-07-01 2002-07-01 Integrierte Halbleiterstruktur
DE10229493.3 2002-07-01

Publications (1)

Publication Number Publication Date
WO2004004002A1 true WO2004004002A1 (de) 2004-01-08

Family

ID=29796063

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2003/001955 Ceased WO2004004002A1 (de) 2002-07-01 2003-06-12 Unter ein pad integrierte halbleiterstruktur

Country Status (7)

Country Link
US (1) US7190077B2 (https=)
EP (1) EP1518272B1 (https=)
JP (1) JP4065876B2 (https=)
CN (1) CN100440497C (https=)
DE (2) DE10229493B4 (https=)
TW (1) TWI237890B (https=)
WO (1) WO2004004002A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006108329A (ja) * 2004-10-04 2006-04-20 Fujitsu Ltd 半導体装置

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100413066C (zh) * 2005-11-30 2008-08-20 中芯国际集成电路制造(上海)有限公司 低k介电材料的接合焊盘和用于制造半导体器件的方法
JP5353313B2 (ja) * 2009-03-06 2013-11-27 富士通セミコンダクター株式会社 半導体装置
KR101823677B1 (ko) 2011-04-21 2018-01-30 엘지이노텍 주식회사 엘이디 조명장치
US20130154099A1 (en) * 2011-12-16 2013-06-20 Semiconductor Components Industries, Llc Pad over interconnect pad structure design
CN102571135B (zh) * 2012-02-15 2014-05-14 京信通信系统（中国）有限公司 射频半集成应用装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5751065A (en) * 1993-08-05 1998-05-12 Lucent Technologies Inc. Integrated circuit with active devices under bond pads
US20010010408A1 (en) * 1999-03-19 2001-08-02 Ming-Dou Ker Low-capacitance bonding pad for semiconductor device
EP1143513A1 (en) * 2000-04-03 2001-10-10 Nec Corporation Semiconductor device and method of fabricating the same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2598328B2 (ja) * 1989-10-17 1997-04-09 三菱電機株式会社 半導体装置およびその製造方法
KR100267105B1 (ko) * 1997-12-09 2000-11-01 윤종용 다층패드를구비한반도체소자및그제조방법
US5986343A (en) * 1998-05-04 1999-11-16 Lucent Technologies Inc. Bond pad design for integrated circuits
US6232662B1 (en) * 1998-07-14 2001-05-15 Texas Instruments Incorporated System and method for bonding over active integrated circuits
US6087732A (en) * 1998-09-28 2000-07-11 Lucent Technologies, Inc. Bond pad for a flip-chip package
JP2000183104A (ja) * 1998-12-15 2000-06-30 Texas Instr Inc <Ti> 集積回路上でボンディングするためのシステム及び方法
US7201784B2 (en) * 2003-06-30 2007-04-10 Intel Corporation Surfactant slurry additives to improve erosion, dishing, and defects during chemical mechanical polishing of copper damascene with low k dielectrics

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5751065A (en) * 1993-08-05 1998-05-12 Lucent Technologies Inc. Integrated circuit with active devices under bond pads
US20010010408A1 (en) * 1999-03-19 2001-08-02 Ming-Dou Ker Low-capacitance bonding pad for semiconductor device
EP1143513A1 (en) * 2000-04-03 2001-10-10 Nec Corporation Semiconductor device and method of fabricating the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006108329A (ja) * 2004-10-04 2006-04-20 Fujitsu Ltd 半導体装置

Also Published As

Publication number Publication date
DE50311482D1 (https=) 2009-06-10
TWI237890B (en) 2005-08-11
DE10229493A1 (de) 2004-01-29
TW200402863A (en) 2004-02-16
CN100440497C (zh) 2008-12-03
US7190077B2 (en) 2007-03-13
JP2006502561A (ja) 2006-01-19
EP1518272A1 (de) 2005-03-30
US20050242374A1 (en) 2005-11-03
EP1518272B1 (de) 2009-04-29
CN1666336A (zh) 2005-09-07
DE10229493B4 (de) 2007-03-29
JP4065876B2 (ja) 2008-03-26

Similar Documents

Publication Publication Date Title
DE69031603T2 (de) Integrierter Torschaltungs-Schaltkreis
DE69526630T2 (de) Verbesserungen in oder in Beziehung auf integrierte Schaltungen
DE69733513T2 (de) Integrierte Schaltung mit einem Kondensator
DE112005002899B4 (de) Halbleiterbauelement mit einem Chip, der zwischen einer becherförmigen Leiterplatte und einer Leiterplatte mit Mesas und Tälern angeordnet ist, und Verfahren zur dessen Herstellung
EP1518272B1 (de) Unter ein pad integrierte halbleiterstruktur
DE69013646T2 (de) Integrierte Halbleiterschaltungsvorrichtung mit Kontaktierungsflächen am Rande des Halbleiterchips.
DE112009005017T5 (de) Halbleitervorrichtung und Verfahren zur Herstellung einer Halbleitervorrichtung
DE69321966T2 (de) Leistungs-Halbleiterbauelement
DE69233604T2 (de) Struktur zur unterdrückung einer durch eine aufladung im dielektrikum verursachte feldumkehrung
DE10247431A1 (de) Halbleitervorrichtung
DE3856168T2 (de) Halbleiterchippackung
EP1611609A1 (en) Encapsulated power semiconductor assembly
DE3887873T2 (de) Phantom-esd-schutzschaltung mit e-feldverdichtung.
DE10297292T5 (de) Verbesserung der Auslösung eines ESD-NMOS durch die Verwendung einer N-Unterschicht
DE60131957T2 (de) Harzverkapselte elektronische vorrichtung mit spannungsreduzierender schicht
DE69034108T2 (de) Halbleiteranordnung mit Leiterschichten
DE19613409B4 (de) Leistungsbauelementanordnung
DE102017103476A1 (de) Gehäuseanordnung in Source-Schaltung
DE102004023462B4 (de) Verfahren zur Ausbildung von Leiterbahnstrukturen auf Halbleiterbauelementen
DE102005062532B4 (de) Halbleiterbauelement und Kontaktstellenherstellungsverfahren
EP0313722B1 (de) Schutzanordnung für MOS-Schaltungen
DE10343083B4 (de) Transistor-Halbleiterbauteil
DE3333242C2 (de) Monolithisch integrierter Halbleiterschaltkreis
DE10026933C1 (de) Faradaykäfig für integrierte Schaltung
DE10219353B4 (de) Halbleiterbauelement mit zwei Halbleiterchips

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2003761414

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2004516476

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 10519860

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20038157144

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2003761414

Country of ref document: EP