WO2003052824A2 - Procede permettant de determiner une resistance d'un circuit integre a des decharges electrostatiques/declenchements parasites - Google Patents

Procede permettant de determiner une resistance d'un circuit integre a des decharges electrostatiques/declenchements parasites Download PDF

Info

Publication number
WO2003052824A2
WO2003052824A2 PCT/DE2002/004599 DE0204599W WO03052824A2 WO 2003052824 A2 WO2003052824 A2 WO 2003052824A2 DE 0204599 W DE0204599 W DE 0204599W WO 03052824 A2 WO03052824 A2 WO 03052824A2
Authority
WO
WIPO (PCT)
Prior art keywords
esd
test
integrated circuit
latch
current
Prior art date
Application number
PCT/DE2002/004599
Other languages
German (de)
English (en)
Other versions
WO2003052824A3 (fr
Inventor
Silke BARGSTÄDT-FRANKE
Kai Esmark
Harald Gossner
Philipp Riess
Wolfgang Stadler
Martin Streibl
Martin Wendel
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Priority to DE50209507T priority Critical patent/DE50209507D1/de
Priority to EP02795010A priority patent/EP1456881B1/fr
Publication of WO2003052824A2 publication Critical patent/WO2003052824A2/fr
Publication of WO2003052824A3 publication Critical patent/WO2003052824A3/fr
Priority to US10/866,863 priority patent/US6930501B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the invention relates to a method for determining an ESD / latch-up strength of an integrated circuit.
  • an integrated circuit During the manufacture and handling of an integrated circuit, electrostatic discharges can occur at the connections of the integrated circuit, and destruction occurs when the load limit of the affected circuit part of the integrated circuit is exceeded.
  • ESD Electro-Static Discharge
  • an integrated circuit therefore usually contains at least one ESD protection device.
  • the integrated circuits processed on a wafer are separated and individual ones are selected and assembled in a housing and then measured in a special ESD test device. Due to the necessary structure of the integrated circuits and due to the complex test methodology, times of several days to weeks are necessary in order to be able to determine the ESD strength using the integrated circuits.
  • loaded integrated circuits may no longer be passed on to customers, and often the loaded circuits are destroyed when determining the ESD strength, so that high costs arise. Since the measuring conditions (high currents in the ampere range and pulse duration in the nanosecond range) are far from the standard operating conditions of the integrated circuits, special (expensive and difficult to use) measuring devices are required for the measurement.
  • the latch-up strength of the integrated circuit (as
  • Latch-up is understood to mean the ignition of a parasitic thyristor) must be investigated with great expenditure of time, since the integrated circuit must be isolated, built up and measured. Furthermore, the measured circuits are generally no longer usable.
  • the measurement results may not be representative under certain circumstances. In particular, results of an integrated circuit cannot be transferred to other integrated circuits. This means that no statement can be made about the ESD strength of the technology. Even if the measurement results are representative and it is found that the ESD / latch-up strength is not sufficient, there is the difficulty that in the meantime (during the measurement period) production has continued and a large number of rejects have been produced. Furthermore, it is also extremely difficult to determine why the ESD / latch-up strength was insufficient, which process parameters are responsible. This often requires further very complex investigations, which further increase the time and costs.
  • a method for determining the electrostatic properties of an integrated circuit is specified in document US Pat. No. 5,523,252.
  • a test component is provided and the power measured to electrostatically destroy the test component is measured. The performance is gradually increased until it is destroyed.
  • the object of the invention is to provide a method for determining an ESD / latch-up strength of an integrated circuit, with which the difficulties described at the outset are almost completely eliminated.
  • the object is achieved by a method for determining an ESD / latch-up strength of an integrated circuit with the features of patent claim 1.
  • This method advantageously ensures that a test structure is measured, not the integrated circuit itself, so that the integrated circuit is not impaired or even destroyed by the measurement.
  • An indirect determination of the ESD / latch-up strength of the integrated circuit is therefore carried out.
  • the test structure can also be selected such that one not only determines whether or not the desired ESD / latch-up strength is present, but also, if the desired ESD / latch-up strength is not available, why this is the case is.
  • the method according to the invention can thus be used to determine the ESD / latch-up strength on the basis of technology parameters that are easy to measure.
  • the entire ESD or latch-up characteristic curve does not have to be run through during the measurement, but rather only individual characteristic values that characterize the corresponding characteristic curve are derived from easy-to-determine measured values, which during the measurement on the test structure (and not by measurement on the integrated circuit). It is also only necessary to carry out selective measurements on the test structure. This allows the necessary Execute ge measurement extremely quickly, which makes a larger
  • the test structure can be produced with a test element on which several of the parameters are measured in the measuring step.
  • the space requirement of the test structure can thereby be reduced, as a result of which there is more space for the integrated circuit on the wafer on which the integrated circuit and the test structure are produced.
  • a preferred development of the method according to the invention is that the integrated circuit and the test structure are produced on the same wafer and that
  • Measuring is carried out before separating the integrated circuit.
  • the test structure is thus still measured at the wafer level, so that it can already be determined at this point in time whether the required ESD / latch-up strength is present. If it is not available, the integrated circuit can be marked as a scrap and the subsequent production steps, such as, for example, separating (e.g. sawing out) and bonding, no longer have to be carried out. This can save costs. Also a delivery of integrated
  • Circuits that do not reach a certain, previously defined ESD strength and that are otherwise in safety-relevant areas would be used.
  • the measurement at the wafer level can already be carried out when the test structure has already been completed, but not all the process steps that the wafer has to go through have yet been carried out.
  • the method according to the invention can therefore be used to carry out a very early test for ESD / latch-up strength, as a result of which subsequent production steps, if the ESD / latch-up strength is insufficient, and thus also cost and time can be saved ,
  • PCM Process Control Monitor
  • test structure is preferably formed between the integrated circuits.
  • the space available between the integrated circuits which is necessary, for example, for separating the integrated circuit, is effectively used.
  • This also produces the test structure in the immediate vicinity of the integrated circuit, whose ESD / latch-up
  • Strength should be checked so that an extremely exact determination of the strength is made possible because, for example, fluctuations in process parameters or changed pro effects in the same way on the integrated circuit and the test structure.
  • a further development of the method according to the invention consists in that at least one of the areas is an area open on one side. This makes it particularly quick to check whether the characteristic value is in the range assigned to it. It only has to be checked whether the characteristic value exceeds or falls below a limit value. This means that the test step can be easily implemented on the one hand and carried out very quickly on the other hand.
  • a DC voltage or a DC current can be impressed on a test element of the test structure to measure at least one of the parameters and the value of the one parameter can be determined in the process.
  • a simple direct current or direct voltage measuring method has to be carried out, which can be carried out more quickly and is easier to handle than, for example, the measuring methods previously used in determining the ESD strength with high-current pulsers, which measure pulses with a pulse duration of 100 ns and generate a current greater than 1.5 A.
  • This direct current or direct voltage measurement can be carried out, for example, with a conventional PCM tester, so that the method according to the invention can be easily implemented and integrated into the process monitoring.
  • the test structure can be produced with a plurality of test elements, with measurements being then carried out simultaneously on the plurality of test elements.
  • the integrated circuit with an ESD protection device and a circuit to be protected for example an active and / or passive circuit
  • the test structure with an ESD test element assigned to the ESD protection device and a circuit z. B. an active and / or passive circuit associated circuit test element
  • the derived characteristic values being used to determine whether a predetermined relationship between an ESD characteristic curve of the ESD protection device and an ESD characteristic curve of the circuit (e.g. An active and / or passive circuit) is present.
  • ESD protection device and the ESD characteristic curve of the circuit are carried out and in particular a comparison of the two characteristic curves is carried out, thereby making extremely precise statements about the ESD strength and also about possibly critical Characteristic relationships can meet.
  • the ESD protective device can have a protective transistor and the ESD test element can have a corresponding test transistor, the test transistor being manufactured with smaller dimensions than the protective transistor.
  • those characteristic values are determined which include a leakage current, an ESD trigger voltage, an ESD holding voltage, a differential ESD high-current resistor and an ESD current carrying capacity of the ESD protection device and / or the mark the integrated circuit to be protected. This covers the most relevant points in the ESD characteristic curve, making it possible to derive appropriate statements about the ESD strength.
  • test elements can be formed in the test structure for different component classes (for example with different maximum supply voltages, for example 1.2 and 3.3 volts). This means that different voltage classes with regard to ESD / latch-up strength can be monitored using a test structure.
  • the test structure can be produced with a thyristor, it being determined on the basis of the derived characteristic values whether a trigger voltage and a trigger current of a parasitic thyristor of the integrated circuit each exceed predetermined minimum values.
  • the thyristor of the test structure one that is representative of the most unfavorable parasitic thyristor of the integrated circuit is preferably produced.
  • the trigger voltage and the trigger current of the parasitic thyristor of the integrated circuit can be deduced from a measurement on the thyristor of the test structure.
  • such a thyristor of the test structure such
  • Characteristic values are determined which characterize a latch-up trigger voltage, a latch-up trigger current, a latch-up holding voltage and / or a latch-up holding current. As a result, the most relevant points of the latch-up characteristic curve are recorded, which allows very precise statements to be made about the latch-up strength.
  • a breakdown test element can be produced in the test structure, the determined characteristic values being used to determine whether a breakdown voltage of a parasitic element of the integrated circuit exceeds a predetermined value. This is particularly relevant for the ESD strength, since the voltage at the (maximum) ESD current carrying capacity should be less than the breakdown voltage of the parasitic element. The ESD / latch-up strength of the integrated circuit can thus be determined very precisely.
  • Figure 1 is a schematic representation of a portion of an integrated circuit
  • Figure 2 is a diagram with two ESD characteristics
  • Figure 3 is a schematic representation of an ESD test element
  • Figure 4 is a diagram with a latch-up characteristic and Figure 5 is a schematic representation of a latch-up test element.
  • FIG. 1 schematically shows an example of a part of an integrated circuit whose ESD / latch-up strength is to be determined.
  • the part of the integrated circuit shown in FIG. 1 comprises an ESD protection device 1 and a circuit 2 to be protected (eg active and / or passive circuit), both of which are connected to a contact area 4 via an output line 3.
  • the ESD protection device 1 contains an n-channel field effect transistor Nl, the drain connection of which is connected to the output line 3 and the gate and source connection of which are connected to ground VSS.
  • the active circuit 2 is an output driver which has a p-channel field effect transistor Pl and an n-channel field effect transistor N2, which are connected in series between supply voltage VDD and ground VSS and whose gate connections are connected to one another and via a line 5, which leads into the integrated circuit, can be controlled.
  • FIG. 2 shows schematically a desired ESD characteristic curve E1 of the ESD protection device 1 and a desired ESD characteristic curve E2 of the active circuit 2, the voltage U being plotted along the x axis and the current I being plotted along the y axis.
  • ESD characteristics E1, E2 do not have to be measured directly, exactly and, in particular, not completely. Both ESD characteristics E1 and E2 can be described at least to such an extent by means of current / voltage values of some excellent points that it can be reliably assessed whether the ESD protection device 1 guarantees the desired ESD protection of the active circuit 2.
  • Excellent points of the ESD characteristic curves El and E2 are in particular the leakage current Ileakl, Ileak2 when applying the maximum signal voltage Vsig (points Pll, P21), the breakdown voltage Vbdl, Vbd2 (points P12, P22), the trigger voltage Vtll, Vtl2 (points P13, P23), the holding voltage Vhl, Vh2 (points P14, P24), the differential high-current resistor Rdiffl, Rdiff2 and the maximum current capacity It21, It22 (points P15, P25).
  • Each protection element eg diode, thyristor or even more complex protection circuits
  • a characteristic curve El With a diode z. B. the trigger and holding voltage together with the breakdown voltage. To determine the ESD and / or latch-up strength (or ESD /
  • a test structure is produced together with the integrated circuit using the same process steps on the same wafer. Electrical parameters are then measured on the test structure, the characteristic values of the ESD characteristics E1 and E2 given above preferably being derived from the measured parameter values. Thus, measurement on the integrated circuit itself is not necessary.
  • FIG. 3 shows an example of an element of the test structure that is used to determine the ESD strength of the ESD protection device 1. It is an n-channel MOS field-effect transistor N3, the drain connection of which can be contacted via a connection surface 6, and the latter
  • ESD protection devices are generally relatively large, it is preferred that the ESD test element be made smaller. This reduces the size of the test structure and the same current densities can be generated with lower voltages.
  • the ESD test element N3 has a W / L ratio of 100 ⁇ m / 0.12 ⁇ m (W / L corresponds to gate width / gate -Length), while the n-channel MOS field-effect transistor N1 of the ESD protection device 1 has a W / L ratio of 200 ⁇ m / 0.12 ⁇ m.
  • the leakage current Ileakl is thus determined by connecting the connection surface 7 to ground VSS and by applying a voltage to the connection surface 6 which is somewhat higher than the maximum signal voltage Vsig.
  • the maximum signal voltage Vsig is 1.2 volts and an approximately 10% higher value is applied.
  • the current flowing between the two connection surfaces 6 and 7 is determined.
  • the measured current value must be below a predetermined current value, which can be, for example, 1 ⁇ A, so that the leakage current is small enough and thus acceptable for an integrated circuit.
  • the trigger voltage Vtll is derived.
  • a voltage is impressed on the n-channel field effect transistor N3, which voltage is somewhat greater than the predetermined trigger voltage.
  • the specified trigger voltage is approximately 5.7 V and a voltage which is approximately 10% higher is impressed, so that the impressed voltage is approximately 6.3 volts.
  • the current flowing is measured, the current measurement being carried out with a current limitation.
  • the current limit is selected so that it is slightly larger than the current that flows immediately after the ignition (jump from point P13 to point P14) of the ESD test element, that is to say the current at point P1. This is approximately 1 mA, so that the current limitation can be set to 10 mA, for example.
  • the current limitation responds or not. If it responds, the ESD test element has been ignited and it can be deduced that the predetermined trigger voltage Vtll is small enough. If the current limitation does not respond, it is deduced from this that the trigger voltage Vtll must be greater than the impressed voltage, which is not desired and which can lead to the ESD protection device 1 not guaranteeing the planned ESD protection. It is therefore extremely easy to determine the trigger voltage, which is otherwise difficult to measure.
  • a current is impressed on the ESD test element that is somewhat larger than the trigger current Itll (at point P13).
  • a trigger current Itll of, for example, 1 mA
  • a current of 10 mA can be impressed.
  • the voltage drop then corresponds approximately to the holding voltage Vhl.
  • the error that is made by impressing a larger current than the trigger current can be reduced, for example, by using the differential resistor Rdiffl to measure the voltage component due to the higher impressed current (higher than the trigger current value at point P13) Voltage is removed.
  • the holding voltage Vhl determined in this way must be greater than the maximum signal voltage Vsig, wherein a certain safety distance from the signal voltage Vsig is preferably required. Furthermore, the holding voltage Vhl must be lower than the holding voltage Vh2 (point P24) of the active circuit 2, so that the relationship of the two ESD characteristics E1, E2 shown in FIG. 2 is ensured. The determination of the characteristic values for the active circuit 2 is described below.
  • a corresponding diffusion region is formed in the test structure to derive the differential resistance Rdiffl (not shown) on which the sheet resistance is measured.
  • the corresponding differential high-current resistance Rdiffl of the ESD protection device 1 is calculated according to its actual dimensions.
  • the differential high current resistor Rdiffl must be chosen so that the voltage at point P15 of the ESD characteristic curve El is less than the breakdown voltage Vpara of parasitic elements, such as. B. a gate oxide breakdown voltage, so that destruction of these elements is prevented in the ESD case.
  • the test structure contains a further n-channel field effect transistor (not shown), which connects in the same way as that shown in FIG. 3 is, but its W / L ratio is 10 ⁇ m / 0.12 ⁇ m, so that with a relatively low direct current (e.g. 50 to 60 mA) the current density in the ESD protection device 1 in the ESD case is present, can be generated in the further n-channel field effect transistor.
  • a relatively low direct current e.g. 50 to 60 mA
  • a direct current of approximately 50 to 60 mA is briefly impressed on the further n-channel field effect transistor (in the millisecond range).
  • a leakage current measurement is then carried out on this n-channel field effect transistor at a z. B. performed by 10% higher voltage than the maximum signal voltage.
  • a criterion for direction of the measured leakage current can be determined, for example, that the leakage current must be smaller than a predetermined maximum leakage current of, for example, 1 ⁇ A.
  • the test structure contains further test elements in which, for example, two metal conductors are spaced apart and insulated. A voltage equal to the breakdown voltage Vpara is impressed and a measurement is made as to whether current is flowing. If current flows, a breakdown has occurred and the breakdown voltage Vpara is too low. If no current flows, there is a sufficiently high dielectric strength. In this way, further test elements can be provided for further breakdown voltage measurements (e.g. for a gate oxide breakdown).
  • Corresponding test structures are provided for the active circuit 2 as for the ESD protection device 1 and corresponding measurements are carried out so that the relevant values can also be determined for the ESD characteristic curve E2.
  • the ESD protection circuit 1 can have more elements than the previously described n-channel transistor Nl.
  • the ESD protection circuit can thus comprise further transistors, diodes and resistors. In this case, it may be necessary to provide additional test elements in the test structure.
  • the basic idea of using the parameter values determined by measurements to assess the ESD strength of the integrated circuit is retained. This means that process monitoring of ESD strength can be implemented with the simplest and quickest measurements.
  • the latch-up strength of the integrated circuit can be determined on the basis of a test structure which is produced together with the integrated circuit with the same steps on a single wafer.
  • FIG. 4 shows a typical latch-up characteristic curve E3, from which it can be seen that the latch-up structure ignites at a trigger voltage Vtl and a trigger current Itl
  • Point PL1 jumps back to a holding voltage Vhl with a holding current Ihl (point PL2) and then rises sharply with low resistance.
  • the relevant points here are points PL1 and PL2 (especially trigger current Itl and holding voltage Vhl here).
  • a four-pole component 8 shown schematically in FIG. 5, is manufactured in the test structure, which represents the worst case of a parasitic thyristor in the integrated circuit.
  • the four-pole component 8 consists of a typical thyristor structure: in an n-well 9, a well connection 10 and a p + region 11 are provided, and one adjacent to the n-well 9 n + region 12 and a p-terminal 13 are formed.
  • the trough connection 10 and the p-connection 13 as well as the n + and p + regions 11, 12 are each connected to a connection surface 14, 15, 16, 17, via which variable voltages and currents can be impressed and measured.
  • the supply voltage VDD is applied to the connection areas 14 and 15 and the connection area 17 is connected to ground VSS.
  • a voltage is applied to the connection surface 16 which is approximately 10% lower than the desired trigger voltage Vtl, the trigger voltage being approximately VDD + 1 volt.
  • the current flowing between the connection surfaces 14 and 17 is measured, a current limitation preferably being set.
  • Current limitation is set to a value that is slightly larger than the holding current Ihl. If the current limit strikes during the measurement, the trigger voltage Vtl is too low. If the current limit does not work, the trigger voltage Vtl is high enough. It can be derived simply by evaluating whether the current limitation has become active or not that the trigger voltage is in the permissible range or not.
  • connection surface 15 The procedure is similar for positive injection, the impression is made in the connection surface 15, the impressed voltage being approximately 10% lower than the desired trigger voltage Vtl (-1V) and thus being approximately -0.9V.
  • the connection surfaces 16 and 17 are supplied with ground VSS and VDD is applied to the connection surface 14.
  • a voltage V at the connection surface 16 (ne- negative injection) or 15 (positive injection), which is slightly larger than the trigger voltage Vtl and the current that occurs is measured.
  • This measured trigger current It1 must be greater than a minimum trigger threshold so that there is sufficient latch-up strength.
  • connection surface 16 negative injection
  • connection surface 15 positive injection
  • the application of the remaining connection surfaces is the same as in the two measurements above on the four-pole structure 8.
  • the voltage that occurs must be greater than a minimum holding voltage, which is preferably greater than the maximum signal voltage Vsig.
  • the latch-up strength of the integrated circuit can thus also be determined on the basis of a few short measurements on a test structure, so that ongoing process monitoring can be carried out.
  • test structures in particular four-pole structures with different dimensions
  • further test structures can be provided in order to monitor further critical parasitic thyristors in the integrated circuit with regard to their latch-up strength.
  • only the four-pole structure 8 described can be provided once or several times (with almost the same dimensions) in order to ensure the latch-up strength for different ones

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Automation & Control Theory (AREA)
  • Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

L'invention concerne un procédé permettant de déterminer une résistance d'un circuit intégré à des décharges électrostatiques/déclenchements parasites. Ce procédé consiste à produire conjointement un circuit intégré (1, 2) et une structure d'essai (N3) par les mêmes étapes de processus, à mesurer des paramètres électriques sur cette structure d'essai (N3), à déduire des valeurs caractéristiques à partir des valeurs de paramètres mesurées, lesdites valeurs caractéristiques représentant une courbe caractéristique de décharges électrostatiques/déclenchements parasites associée au circuit intégré (1, 2), et à vérifier si ces valeurs caractéristiques sont situées à l'intérieur d'une plage prédéfinie respective associée à ces valeurs, les plages étant sélectionnées de sorte qu'une résistance à des décharges électrostatiques/déclenchements parasites souhaitée soit obtenue, lorsque ces valeurs caractéristiques sont situées à l'intérieur de leur plage respective.
PCT/DE2002/004599 2001-12-19 2002-12-16 Procede permettant de determiner une resistance d'un circuit integre a des decharges electrostatiques/declenchements parasites WO2003052824A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE50209507T DE50209507D1 (de) 2001-12-19 2002-12-16 Verfahren zum bestimmen einer esd-/latch-up-festigkeit einer integrierten schaltung
EP02795010A EP1456881B1 (fr) 2001-12-19 2002-12-16 Procede permettant de determiner une resistance d'un circuit integre a des decharges electrostatiques/declenchements parasites
US10/866,863 US6930501B2 (en) 2001-12-19 2004-06-14 Method for determining an ESD/latch-up strength of an integrated circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10162542A DE10162542A1 (de) 2001-12-19 2001-12-19 Verfahren zum Bestimmen einer ESD-/Latch-up-Festigkeit einer integrierten Schaltung
DE10162542.1 2001-12-19

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/866,863 Continuation US6930501B2 (en) 2001-12-19 2004-06-14 Method for determining an ESD/latch-up strength of an integrated circuit

Publications (2)

Publication Number Publication Date
WO2003052824A2 true WO2003052824A2 (fr) 2003-06-26
WO2003052824A3 WO2003052824A3 (fr) 2003-10-30

Family

ID=7709898

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2002/004599 WO2003052824A2 (fr) 2001-12-19 2002-12-16 Procede permettant de determiner une resistance d'un circuit integre a des decharges electrostatiques/declenchements parasites

Country Status (5)

Country Link
US (1) US6930501B2 (fr)
EP (1) EP1456881B1 (fr)
CN (1) CN1633710A (fr)
DE (2) DE10162542A1 (fr)
WO (1) WO2003052824A2 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1560030A1 (fr) * 2004-01-28 2005-08-03 Koninklijke Philips Electronics N.V. Méthode et dispositif pour tester la susceptibilité des circuits intégrés du latch-up
US7773442B2 (en) 2004-06-25 2010-08-10 Cypress Semiconductor Corporation Memory cell array latchup prevention
US9842629B2 (en) 2004-06-25 2017-12-12 Cypress Semiconductor Corporation Memory cell array latchup prevention
US20070007621A1 (en) * 2005-03-30 2007-01-11 Yamaha Corporation Fuse breakdown method adapted to semiconductor device
KR100612945B1 (ko) * 2005-03-31 2006-08-14 주식회사 하이닉스반도체 정전방전 보호회로
US7709896B2 (en) * 2006-03-08 2010-05-04 Infineon Technologies Ag ESD protection device and method
EP2068259A1 (fr) * 2007-12-04 2009-06-10 X-FAB Semiconductor Foundries AG Procédé et système pour la vérification du comportement électrostatique de circuits intégrés au niveau du circuit
US7928737B2 (en) * 2008-05-23 2011-04-19 Hernandez Marcos Electrical overstress and transient latch-up pulse generation system, circuit, and method
DE102008033392B4 (de) * 2008-07-16 2018-02-22 Epcos Ag Verfahren zur Erhöhung der ESD-Pulsstabilität eines elektrischen Bauelements
DE102011018450B4 (de) 2011-04-21 2017-08-31 Infineon Technologies Ag Halbleiterbauelement mit durchgeschalteten parasitären Thyristor bei einem Lichtangriff und Halbleiterbauelement mit Alarmschaltung für einen Lichtangriff
CN103107162B (zh) * 2011-11-10 2015-10-14 上海华虹宏力半导体制造有限公司 Mos器件闩锁效应的监测结构
TWI465736B (zh) 2012-10-11 2014-12-21 Ind Tech Res Inst 半導體元件之檢測方法及其檢測系統
US9275986B2 (en) 2013-11-14 2016-03-01 Infineon Technologies Ag Transistor and tunable inductance

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05256899A (ja) * 1992-03-12 1993-10-08 Hitachi Ltd 半導体素子の特性計算手法
US5523252A (en) * 1993-08-26 1996-06-04 Seiko Instruments Inc. Method for fabricating and inspecting semiconductor integrated circuit substrate, and semi-finished product used for the sustrate
US5675260A (en) * 1993-03-04 1997-10-07 Lsi Logic Corporation Electrostatic discharge test structure system and method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5561373A (en) * 1990-10-09 1996-10-01 Fujitsu Limited Method and device for detecting electrostatic stress applied to a product semiconductor device during each production process
DE4426307C2 (de) * 1994-07-25 2003-05-28 Bosch Gmbh Robert Integrierte Schaltung mit einem Gate Oxid und Testmöglichkeit für dieses bei der Herstellung
US5818235A (en) * 1996-10-24 1998-10-06 Trw Inc. Electrostatic discharge testing
US5923160A (en) * 1997-04-19 1999-07-13 Lucent Technologies, Inc. Electrostatic discharge event locators
US6052053A (en) * 1997-10-22 2000-04-18 Semtronics Corporation Continuous monitoring system
US5978197A (en) * 1997-11-18 1999-11-02 Lsi Corporation Testing ESD protection schemes in semiconductor integrated circuits
US5990488A (en) * 1999-01-04 1999-11-23 Advanced Micro Devices, Inc. Useable drop-in strategy for correct electrical analysis of semiconductor devices
US6265885B1 (en) * 1999-09-02 2001-07-24 International Business Machines Corporation Method, apparatus and computer program product for identifying electrostatic discharge damage to a thin film device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05256899A (ja) * 1992-03-12 1993-10-08 Hitachi Ltd 半導体素子の特性計算手法
US5675260A (en) * 1993-03-04 1997-10-07 Lsi Logic Corporation Electrostatic discharge test structure system and method
US5523252A (en) * 1993-08-26 1996-06-04 Seiko Instruments Inc. Method for fabricating and inspecting semiconductor integrated circuit substrate, and semi-finished product used for the sustrate

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 018, no. 018 (P-1673), 12. Januar 1994 (1994-01-12) -& JP 05 256899 A (HITACHI LTD), 8. Oktober 1993 (1993-10-08) *
SANGIORGI E ET AL: "LATCH-UP IN CMOS CIRCUITS: A REVIEW" EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS AND RELATED TECHNOLOGIES, AEI, MILANO, IT, Bd. 1, Nr. 3, 1. Mai 1990 (1990-05-01), Seiten 107-119, XP000164824 ISSN: 1120-3862 *

Also Published As

Publication number Publication date
US6930501B2 (en) 2005-08-16
WO2003052824A3 (fr) 2003-10-30
US20050003564A1 (en) 2005-01-06
EP1456881B1 (fr) 2007-02-14
DE50209507D1 (de) 2007-03-29
DE10162542A1 (de) 2003-04-10
CN1633710A (zh) 2005-06-29
EP1456881A2 (fr) 2004-09-15

Similar Documents

Publication Publication Date Title
EP1456881B1 (fr) Procede permettant de determiner une resistance d'un circuit integre a des decharges electrostatiques/declenchements parasites
EP2068259A1 (fr) Procédé et système pour la vérification du comportement électrostatique de circuits intégrés au niveau du circuit
DE3427285C2 (fr)
DE102018119727A1 (de) Prüfen von MOS-Leistungsschaltern
DE69531820T2 (de) Durchbruchschutzschaltung mit hochspannungsdetektierung
DE3885263T2 (de) Eingangsschutzschaltung für eine MOS-Halbleitervorrichtung.
DE10315176A1 (de) Überspannungsschutzschaltung
DE4207568A1 (de) Ueberstrom-detektorschaltung fuer eine halbleiterleistungsvorrichtung
DE4440539A1 (de) Programmierbarer Halbleiterspeicher
DE10228720A1 (de) Verbesserte Impuls-Spannungsdurchbruch(VBD-)Technik zur Inline-Kontrolle der Gateoxidzuverlässigkeit
DE69030168T2 (de) Schaltung zum Einbringen von Identifizierungsinformation auf einer Schaltungsmikroplatte
DE69831457T2 (de) Halbleiteranordnung mit zwei mit einem Erdungsanschluss verbundenen Erdungsverbindungspunkten und Testverfahren dafür
DE3008754C2 (fr)
DE10216015A1 (de) Überspannungsschutzschaltung
DE3741014C2 (de) Schutz integrierter Schaltkreise vor elektrostatischen Entladungen
DE69121124T2 (de) Verfahren und Vorrichtung zur Strombegrenzung
DE19719181B4 (de) Programmierbare Sicherungsschaltung und Verwendung derselben
DE3630679A1 (de) Stromversorgungsschalter-schaltkreis fuer groesstintegration auf einem wafer
EP1128424A2 (fr) Structure d'essaiage près de semi-conducteurs intégrés
EP1577676A1 (fr) Procédé et circuit pour la protection de contacteurs de test pendant la mesure de courants élevés de composants semi-conducteurs
DE19852453A1 (de) Verfahren zum Schützen von Chips für gemischte Signale vor einer elektrostatischen Entladung
DE102006026691B4 (de) ESD-Schutzschaltung und -verfahren
DE3714647C2 (de) Integrierte Schaltungsanordnung
EP0960422B1 (fr) Procede pour minimiser le temps d'acces pour des memoires a semiconducteur
DE10126800B4 (de) Verfahren und Vorrichtung zum Testen der ESD-Festigkeit eines Halbleiter-Bauelements

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR SG US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 10866863

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20028254333

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2002795010

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002795010

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

WWG Wipo information: grant in national office

Ref document number: 2002795010

Country of ref document: EP