Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/7097—Interference-related aspects
  • H04B1/7103—Interference-related aspects the interference being multiple access interference
  • H04B1/7105—Joint detection techniques, e.g. linear detectors
  • H04B1/71052—Joint detection techniques, e.g. linear detectors using decorrelation matrix
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/709—Correlator structure
  • H04B1/7093—Matched filter type
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/7097—Interference-related aspects
  • H04B1/7103—Interference-related aspects the interference being multiple access interference
  • H04B1/7107—Subtractive interference cancellation
  • H04B1/71075—Parallel interference cancellation
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/7097—Interference-related aspects
  • H04B1/7103—Interference-related aspects the interference being multiple access interference
  • H04B1/7105—Joint detection techniques, e.g. linear detectors
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/69—Spread spectrum techniques
  • H04B1/707—Spread spectrum techniques using direct sequence modulation
  • H04B1/7097—Interference-related aspects
  • H04B1/711—Interference-related aspects the interference being multi-path interference
  • H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
  • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
  • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
  • H04B2201/70707—Efficiency-related aspects
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
  • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
  • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
  • H04B2201/70707—Efficiency-related aspects
  • H04B2201/7071—Efficiency-related aspects with dynamic control of receiver resources
  • H04B2201/70711—Efficiency-related aspects with dynamic control of receiver resources with modular structure

Definitions

• the invention pertains to wireless communications and, more particularly, by way of example, to methods and apparatus providing multiple user detection for use in code division multiple access (CDMA) communications.
• CDMA code division multiple access
• the invention has application, by way of non-limiting example, in improving the capacity of cellular phone base stations.
• CDMA Code-division multiple access
• It is a form of multiplexing communications, e.g., between cellular phones and base stations, based on distinct digital codes in the communication signals. This can be contrasted with other wireless protocols, such as frequency-division multiple access and time-division multiple access, in which multiplexing is based on the use of orthogonal frequency bands and orthogonal time-slots, respectively.
• the latter is referred to as multiple access interference (MAI).
• MAI multiple access interference
• it has effect of limiting the capacity of cellular phone base stations, driving service quality below acceptable levels when there are too many users.
• MUD multi-user detection
• a technique known as multi-user detection (MUD) is intended to reduce multiple access interference and, as a consequence, increases base station capacity. It can reduce interference not only between multiple transmissions of like strength, but also that caused by users so close to the base station as to otherwise overpower signals from other users (the so-called near/far problem).
• MUD generally functions on the principle that signals from multiple simul- taneous users can be jointly used to improve detection of the signal from any single user.
• Many forms of MUD are discussed in the literature; surveys are provided in Moshavi, "Multi-User Detection for DS-CDMA Systems," IEEE Communications Magazine (October, 1996) and Duel-Hallen et al, “Multiuser Detection for CDMA Systems,” IEEE Personal Communications (April 1995).
• MUD techniques are typically so computationally intensive as to limit practical application.
• An object of this invention is to provide improved methods and apparatus for wireless communications.
• a related object is to provide such methods and apparatus for multi-user detection or interference cancellation in code-division multiple access communications.
• a further related object is to provide such methods and apparatus as provide improved short-code and/or long-code CDMA communications.
• a further object of the invention is to provide such methods and apparatus as can be cost-effectively implemented and as require minimal changes in existing wireless communications infrastructure.
• a still further object of the invention is to provide methods and apparatus for executing multi-user detection and related algorithms in real-time.
• a still further object of the invention is to provide such methods and apparatus as manage faults for high-availability.
• a first processing element generates a matrix (hereinafter, "gamma matrix”) that represents a correlation between a short-code associated with one user and those associated with one or more other users.
• a set of second processing elements generates, e.g., from the gamma matrix, a matrix (hereinafter, "R-matrix”) that represents cross-correlations among user waveforms based on their amplitudes and time lags.
• R-matrix a matrix that represents cross-correlations among user waveforms based on their amplitudes and time lags.
• a third processing element produces estimates of the user transmitted symbols as a function of the R-matrix.
• the invention provides a multiuser communications device in which a host controller performs a "partitioning function," assigning to each second processing element within the aforementioned set a portion of the R-matrix to generate.
• This partitioning can be a function of the number of users and the number of processing elements available in the set.
• the host controller performs further partitioning, assigning each second pro- cessing element within the set a new portion of the R-matrix to generate.
• the set of second processing elements place the respective portions of the R- matrix in memory accessible to the third processing element via the data switch.
• the host controller effects data flow synchronization between the first processing element and the set of second processing elements, as well as between the set of second processing elements and the third processing element.
• Another aspect of the invention provides a multiuser communications device for detecting user transmitted symbols in CDMA short-code spread spectrum waveforms in which a set of first processing elements generates a matrix (hereinafter the "R-matrix") that represents cross-correlations among user waveforms based on their amplitudes and time lags.
• the first processing elements store that matrix to contiguous locations of an associated memory.
• Still further aspects of the invention provide such a device in which a third processing element generates a further matrix (hereinafter, "gamma-matrix”) that represents a correlation between a CDMA short-code associated with one user and those associated with one or more other users; this gamma-matrix used by the set of first processing elements in generating the R-matrix.
• the invention provides such a device in which the third process- ing element stores the gamma-matrix to contiguous locations of a further memory.
• the invention provides a multiuser device as described above in which a host controller performs a "partitioning function" of the type described above that assigning to each processing element within the set a portion of the R-matrix to generate. Still further aspects provide such a device in which the host controller is coupled to the processing elements by way of a multi-port data switch.
• DMA direct memory access
• a processing element having a cache memory and a random access memory.
• a host controller places in the cache memory data representative of characteristics of the user waveforms.
• the processing element generates a matrix as a function of the data stored in the cache, and stores the matrix in either the cache or the random access memory.
• the processing element generates the matrix as a function of that data, and stores the matrix in random access memory.
• Still further aspects of the invention provide such a device in which the host controller stores in cache data representative of a correlation of time-lags between the user waveforms and data representative of a correlation of complex amplitudes of the user waveforms.
• the host controller further stores in random access memory data representing a correlation of short- code sequences for the users waveforms.
• the processing element generates the matrix as a function of the data and stores that matrix in RAM.
• a host controller stores in cache an attribute representative of a user waveform, and stores in random access memory an attributes representing a cross-correlation among user waveforms based on time-lags and complex amplitudes.
• the processing element generates estimates of user transmitted symbols and stores those symbols in random access memory.
• aspects of the invention provide such a device in which the host controller transmits the matrix stored in the cache or random access memory of a processing element to the cache or random access memory of a further processing element.
• the host controller routes data generated by the receiver system to the processing element via the data switch.
• Further aspects of the invention provide methods for operating a multiuser communications device paralleling the operations described above.
• Another aspect of the invention provides a multiuser communications device for detecting user transmitted symbols in CDMA short-code spectrum waveforms in which fault and configuration information is stored to a nonvolatile memory.
• a processing element e.g. that performs symbol detection, is coupled with random access and nonvolatile memories.
• a fault monitor periodically polls the processing element to determine its operational status. If the processing element is non-operational, the fault monitor stores information including configuration and fault records, as well at least a portion of data from the processing element's RAM, into the nonvolatile memory.
• the fault monitor sends to a host controller a reset-request interrupt together with the information stored in the nonvolatile RAM.
• the host controller selectively issues a reset command to the processing element.
• the processing element resets in response to the reset command and transfers (or copies) the data from the nonvolatile memory into the RAM, and therefrom continues processing the data in the normal course.
• the fault monitor places the processing elements in a non-operational status while performing a reset.
• the fault monitor waits a time period to allow for normal resetting and subsequently polls the processor to determine its operational status.
• Still further aspects of the invention provide a device as described above in which there are a plurality of processing elements, each with a respective fault monitor.
• Yet still further related aspects of the invention provide for the fault monitoring a data bus coupled with the processing element. Further aspects of the invention provide methods for operating a multiuser communications device paralleling the operations described above.
• Another aspect of the invention provides a multiuser communications device for detecting user transmitted symbols in CDMA short-code spectrum waveforms in which a first process operating under a first operating system executes a first set of communication tasks for detecting the user transmitted symbols and a second process operating under a second operating system — that differs from the first operating system — executes a second set of tasks for like purpose.
• a protocol translator translates communications between the processes.
• the first process generates instructions that determine how the translator performs such translation.
• the first process sends a set of instructions to the second process via the protocol translator. Those instructions define the set of tasks executed by the second process.
• the first process sends to the second process instructions for generating a matrix.
• a matrix representing any of a correlation of short-code sequences for the user waveforms, a cross-correlation of the user waveforms based on time-lags and complex amplitudes, and estimates of user transmitted symbols embedded in the user waveforms.
• This can include, for example, sending a configuration map that defines where a matrix (or portion thereof) generated by the second process is stored or otherwise directed.
• Still further aspects of the invention provide a device as described above in which the first process is coupled to a plurality of second processes via the protocol translator. Each of the latter processes can be configured and programmed by the first process to generate a respective portion of a common matrix, e.g., of the type described above. Further aspects of the inven- tion provide methods for operating a multiuser communications device paralleling the operations described above. Wireless Communications Systems And Methods For Direct Memory Access And Buffering Of Digital Signals For Multiple User Detection
• Another aspect of the invention provides a multiuser communications device for detecting user transmitted symbols in CDMA short-code spectrum waveforms in which a programmable logic device (hereinafter "PLD”) enables direct memory access of data stored in a digital signal processor (hereinafter "DSP").
• PLD programmable logic device
• DSP digital signal processor
• the DSP has a memory coupled with a DMA controller that is programmed via a host port.
• the PLD programs the DMA controller via the host port to allow a buffer direct access to the memory.
• the PLD programs the DMA controller to provide non-fragmented block mode data transfers to the buffer. From the buffer, the PLD moves the blocks to a data switch that is coupled to processing devices. In a further related aspects according to the invention, the PLD programs the DMA controller to provide fragmented block mode data transfers utilizing a protocol. The PLD provides the protocol which fragments and unfragments the blocks prior to moving them to the data switch.
• the PLD is implemented as a field programmable gate array that is programmed by a host controller coupled with the data switch.
• the PLD is implemented as a application specific integrated circuit which is programmed during manufacture.
• a device as described above provides for a buffer implemented as a set of registers, or as dual-ported random access memory.
• Still further aspects of the invention provide methods for processing short code spread spectrum waveforms transmitted by one or more users including the step of generating a matrix indicative of cross correlations among the waveforms as a composition of (i) a first component that represents correlations among time lags and short codes associated with the waveforms transmitted by the users, and (ii) a second component that represents correlations among multipath signal amplitudes associated with the waveforms transmitted by the users.
• the method further includes generating detection statistics corresponding to the symbols as a function of the correlation matrix, and generating estimates of the symbols based on those detection statistics.
• the first component is updated on a time scale that is commensurate with a rate of change of the time lags associated with the transmitted waveforms
• the second component is updated on a different time scale, i.e., one that is commensurate with a rate of change of the multipath amplitudes associated with these waveforms.
• the updating of the second component necessitated as a result of change in the multipath amplitudes, is executed on a shorter time scale than that of updating the first component.
• the first component of the cross-correlation matrix is generated as a composition of a first matrix component that is indicative of correlations among the short codes associated with the respective users, and a second matrix component that is indicative of the waveforms transmitted by the users and the time lags associated with those waveforms.
• the invention provides methods as above in which the first matrix component is updated upon addition or removal of a user to the spread spectrum system.
• This first matrix component (referred to below as r-matrix) can be computed as a convolution of the short code sequence associated with each user with the short codes of other users.
• elements of the r-matrix are computed in accord with the relation:
• c k [n-m] represents a short code sequence associated with the kf h user
• N represents a length of the short code sequence
• N represent a number of non-zero length of the short code sequence.
• the invention provides a method as described above in which the first component of the cross-correlation matrix (referred to below as the C matrix) is obtained as a function of the aforementioned r-matrix in accord with the relation:
• g is a pulse shape vector
• Nc is the number of samples per chip
• ⁇ is a time lag
• r represents the T matrix, e.g., defined above.
• the cross-correlation matrix (referred to below as the R-matrix) can be generated as a function of the C matrix in accord with the relation:
• a is an estimate of a lq , the complex conjugate of one multipath amplitude component of the 1 th user,
• a k is one multipath amplitude component associated with the k th user, and C denotes the C matrix, e.g., as defined above.
• the invention provides methods as described above in which the detection statistics are obtained as a function of the cross-correlation matrix (e.g., the R-matrix) in accord with the relation:
• y,[ ] represents a detection statistic corresponding to m th symbol transmitted by the 1 th user
• r u[0]b,[m] represents a signal of interest
• the invention provides methods as described above in which estimates of the symbols transmitted by the users and encoded in the short code spread spectrum waveforms are obtained based on the computed detection statistics by utilizing, for example, a multi-stage decision-feedback interference cancellation (MDFIC) method.
• MDFIC multi-stage decision-feedback interference cancellation
• b ⁇ [m represents an estimate of the m th symbol transmitted by the 1 th user.
• the invention provides methods for computing the cross-correlation matrix described above by distributing among a plurality of logic units parallel tasks — each for computing a portion of the matrix.
• the distribution of tasks is preferably accomplished by partitioning the computation of the matrix such that the computational load is distributed substantially equally among the logic units.
• a metric is defined for each partition in accord with the relation below.
• the metric is utilized as a measure of the computational load associated with each logic unit to ensure that the computational load is distributed substantially equally among the logic units:
• A represents an area of a portion of the cross-correlation matrix corresponding to the ''' partition
• i represents an index corresponding to the number of logic units over which the computation is distributed.
• the invention provides methods as described above in which the cross-correlation matrix is represented as a composition of a rectangular component and a triangular component.
• Each area, represented by A. in the relation above, includes a first portion corresponding to the rectangular component and a second portion corresponding to the triangular component.
• the invention provides an apparatus for efficiently computing a T- matrix as described above, e.g., in hardware.
• the system includes two registers, one associated with each o ⁇ l' h and k" 1 users.
• the registers hold elements of the short code sequences associated with the respective user such that alignment of the short code sequence loaded in one register can be shifted relative to that of the other register by m elements.
• Associated with each of the foregoing registers is one additional register storing mask sequences. Each element in those sequences is zero if a corresponding element of the short code sequence of the associated register is zero and, otherwise, is non-zero.
• the mask sequences loaded in these further registers are shifted relative to the other by m elements.
• a logic performs an arithmetic operation on the short code and mask sequences to generate, for m"' transmitted symbol, the (/, k) element of the r-matrix, i.e., T lk [m]
• the invention provides an apparatus as described above in which the arithmetic operation performed by the logic unit includes, for any two aligned elements of the short code sequences of the 1 th and k th user and the corresponding elements of the mask sequences, (i) an XOR operation between the short code elements, (ii) an AND operation between the mask elements, (iii) an AND operation between results of the step (i) and step (ii).
• the result of step (iii) is a multiplier for the aligned elements, which the logic sums in order to generate the ( , k) element of the r-matrix.
• the invention provides improved computational methods for calculating the aforesaid cross-correlation matrix by utilizing a symmetry property.
• Methods according to this aspect include computing a first one of two matrices that are related by a symmetry property, and calculating a second one of the two matrices as a function of the first component through application of the symmetry property.
• the symmetry property is defined in accord with the relation:
• R lk (m) ⁇ R k (-m).
• R ft (w) and R ⁇ r ⁇ ) refer to (/, k) and (k, I) elements of the cross-correlation matrix, respectively.
• calcula- tion of the cross-correlation matrix further includes determining a C matrix that represents correlations among time lags and short codes associated with the waveforms transmitted by the users, and an R-matrix that represents correlations among multipath signal amplitudes associated with the waveforms transmitted by the users.
• the step of determining the C matrix includes generating a first of two C-matrix components related by a symmetry prop- erty. A second of the components is then generated by applying the symmetry property.
• c, n represents complex conjugate of the short code sequence associated with the 1th user
• N the length of the code
• N j represent the number of non-zero length of the code.
• Still further aspects of the invention provide methods for detecting symbols encoded in physical user waveforms, e.g., those attributable to cellular phones, modems and other CDMA signal sources, by decomposing each of those waveforms into one or more respective virtual user waveforms.
• Each waveform of this latter type represents at least a portion of a symbol encoded in the respective physical user waveforms and, for example, can be deemed to "trans- mit" a single bit per symbol period.
• Methods according to this aspect of the invention determine cross-correlations among the virtual user waveforms as a function of one of more characteristics of the respective physical user waveforms. From those cross-correlations, the methods generate estimates of the symbols encoded in the physical user waveforms.
• a first matrix e.g., an R-matrix for the virtual user waveforms.
• That matrix can, according to still further related aspects of the invention, be used to generate a second matrix representing cross- correlations of the physical user waveforms.
• This second matrix is generated, in part, as a function of a vector indicating the mapping of virtual user waveforms to physical user waveforms.
• Still other aspects of the invention provide a system for detecting user transmitted symbols encoded in short-code spread spectrum waveforms that generates cross-correlations among the waveforms as a function of block-floating integer representations of one or more characteristics of those waveforms.
• a system utilizes a central processing unit to form floating-point representations of virtual user waveform characteristics into block-floating integer representations.
• a vector processor generates the cross-correlations from the latter representa- tions.
• the central processing unit can "reformat" the resulting block-floating point matrix into floating-point format, e.g., for use in generating symbol estimates.
• Still further aspects of the invention provide methods and apparatus employing any and all combinations of the foregoing.
• Figure 1 is a block diagram of components of a wireless base-station utilizing a multiuser detection apparatus according to the invention
• Figure 2 is a block diagram of components of a multiple user detection processing card according to the invention.
• FIG. 3 is a more detailed view of the processing board of Figure 2;
• Figure 4 depicts a majority-voter sub-system in a system according to the invention
• FIG. 5 is a block diagram of an integrated direct memory access (DMA) engine of the type used in a system according to the invention
• Figures 6 and 7 depict power on/off curves for the processor board in a system accord- ing to the invention
• Figure 8 are an operational overview of functionality within the host processor and multiple compute nodes in a system according to the invention.
• Figure 9 is a block diagram of an external digital signal processor apparatus used to supply digital signals to the processor board in a system according to the invention.
• Figure 10 illustrates an example of loading the R matrices on multiple compute nodes in a system according to the invention
• Figure 11 depicts a short-code loading implementation with parallel processing of the matrices in a system according to the invention
• Figure 12 depicts a long-code loading implementation utilizing pipelined processing and a triple-iteration of refinement in a system according to the invention
• Figure 13 illustrates skewing of multiple user waveforms
• Figure 14 is a graph illustrating MUD efficiency as a function of user velocity in units ofKm/hr.
• Figure 15 schematically illustrates a method for defining a common interval for three short-code streams utilized in a FFT calculation of the r-matrix
• Figure 16 schematically illustrates the r-matrix elements calculated upon addition of a new physical user to a system according to the invention
• Figures 17, 18 and 19 depict hardware calculation of the r-matrix in a system according to the invention
• Figure 20 illustrates parallel computation of the R and C matrices in a system according to the invention
• Figure 21 depicts a use of a vector processor using integer operands for generating a cross-correlation matrix of virtual user waveforms in a system according to the invention.
• CDMA waveforms or signals transmitted can become distorted by, and undergo amplitude fades and phase shifts due to phenomena such as scattering, diffraction and/or reflection off buildings and other natural and man-made structures.
• the user or other source (collectively, “user") is also moving, e.g., in a car or train, adding to the resulting signal distortion by alternately increasing and decreasing the distances to and numbers of building, structures and other distorting factors between the user and the base station.
• each user signal can be distorted several different ways en route to the base station or other receiver (hereinafter, collectively, "base station”)
• the signal may be received in several components, each with a different time lag or phase shift.
• a rake receiver is utilized.
• Such a receiver is coupled to one or more RF antennas (which serve as a collection point(s) for the time-lagged components) and includes multiple fingers, each designed to detect a different multipath component of the user signal.
• the receiver permits the original waveform to be discerned more readily, e.g., by downstream elements in the base station and/or communications path.
• a base station must typically handle multiple user signals, and detect and differentiate among signals received from multiple simultaneous users, e.g., multiple cell phone users in the vicinity of the base station. Detection is typically accomplished through use of multiple rake receivers, one dedicated to each user. This strategy is referred to as single user detection (SUD). Alternately, one larger receiver can be assigned to demodulate the totality of users jointly. This strategy is referred to as multiple user detection (MUD). Multiple user detection can be accomplished through various techniques which aim to discern the individual user signals and to reduce signal outage probability or bit-error rates (BER) to acceptable levels.
• BER bit-error rates
• the process has heretofore been limited due to computational complexities which can increase exponentially with respect to the number of simultaneous users. Described below are embodiments that overcome this, providing, for example, methods for multiple user detection wherein the computational complexity is linear with respect to the number of users and providing, by way of further example, apparatus for implementing those and other methods that improve the throughput of CDMA and other spread-spectrum receivers.
• the illustrated embodiments are implemented in connection with short-code CDMA transmitting and receiver apparatus; however those skilled in the art will appreciate that the methods and apparatus therein may be used in connection with long-code and other CDMA signalling protocols and receiving apparatus, as well as with other spread spectrum signalling protocols and receiving apparatus.
• the terms long-code and short-code are used in their conventional sense: the former referring to codes that exceed one symbol period; the latter, to codes that are a single symbol period or less.
• FIG. 1 depicts components of a wireless base station 100 of the type in which the invention is practiced.
• the base station 100 includes an antenna array 114, radio frequency/ intermediate frequency (RF IF) analog-to-digital converter (ADC), multi-antenna receivers
• RF IF radio frequency/ intermediate frequency
• ADC analog-to-digital converter
• Antenna array 114 and receivers 110 are conventional such devices of the type used in wireless base stations to receive wideband CDMA (hereinafter "WCDMA") transmissions from multiple simultaneous users (here, identified by numbers 1 through K).
• WCDMA wideband CDMA
• Each RF/IF receiver e.g., 110
• antenna or antennas 114 in the conventional manner known in the art, with one RF/IF receiver 110 allocated for each antenna 114.
• the antennas are arranged per convention to receive components of the respective user waveforms along different lagged signal paths discussed above. Though only three antennas 114 and three receivers 110 are shown, the methods and systems taught herein may be used with any number of such devices, regardless of whether configured as a base station, a mobile unit or otherwise. Moreover, as noted above, they may be applied in processing other CDMA and wireless com- munications signals.
• Each RF/IF receiver 110 routes digital data to each modem 112. Because there are multiple antennas, here, Q of them, there are typically Q separate channel signals communicated to each modem card 112.
• each user generating a WCDMA signal (or other subject wireless communication signal) received and processed by the base station is assigned a unique short-code code sequence for purposes of differentiating between the multiple user waveforms received at the basestation, and each user is assigned a unique rake modem 112 for purposes of demodulating the user's received signal.
• Each modem 112 may be independent, or may share resources from a pool.
• the rake modems 112 process the received signal components along fingers, with each receiver discerning the signals associated with that receiver's respective user codes.
• the received signal components are denoted here as ⁇ M denoting the channel signal (or wave- form) from the k ih user from the q th antenna, or r k [t] denoting all channel signals (or waveforms) originating from the k ih user, in which case r k [t] is understood to be a column vector with one element for each of the Q antennas.
• the modems 112 process the received signals r k [t] to generate detection statistics yi 0) [m] for the k th user for the mth symbol period. To this
• the modems 122 can, for example, combine the components r ⁇ tt] by power, amplitude or otherwise, in the conventional manner to generate the respective detection statistics y k 0) [m] .
• each modem 112 determines the amplitude (denoted herein as a ) of and time lag (denoted herein as ⁇ ) between the multiple components of the respective user channel.
• the modems 112 can be constructed and operated in the conventional manner
• the modems 112 route their respective user detection statistics y ° [m] , as well as the amplitudes and time lags, to common user detection (MUD) 118 logic constructed and oper- 5 ated as described in the sections that follow.
• the MUD logic 118 processes the received signals from each modem 112 to generate a refined output, y k [m] , or more generally, yi n) [rri] , where n is an index reflecting the number of times the detection statistics are iteratively or regenera- tively processed by the logic 118.
• y[ 0) [ ] indicating that there has been no refinement
• detection statistics with logic 118 are denoted those generated by processing the j ⁇ .w] detection statistics with logic 118 are denoted .y£ 2) [> w ] , and so forth. Further waveforms used and generated by logic 118 are similarly denoted, e.g., ⁇ ⁇ " ) [tj .
• logic 118 may employ that logic 118 multiple times to generate still more refined detection statistics, e.g., for wireless communications applications requiring lower bit error rates (BER).
• BER bit error rates
• a single logic stage 118 is used for voice applications, whereas two or more logic stages are used for data applications. Where multiple stages are employed, each may be carried out using the same 5 hardware device (e.g., processor, co-processor or field programmable gate array) or with a successive series of such devices.
• the refined user detection statistics are communicated by the MUD process 118 to a symbol process 120.
• the discussion herein focuses on use of MUD logic 118 in a wireless base station, those skilled in the art will appreciate that the teachings hereof are equally applicable to MUD detection in any other CDMA signal processing environment such as, by way of non- limiting example, cellular phones and modems. For convenience, such cellular base stations other environments are referred to herein as "base stations.”
• FIG. 2 depicts a multiple user detection (MUD) processing card according to the invention.
• the illustrated processing card 118 includes a host processor 202, an interface block 204, parallel processors 208, a front panel device 210, and a multi-channel cross-over device 206 (hereinafter "Crossbar").
• Cross-over device 206 hereinafter "Crossbar"
• the host processor 202 and the interface block 204 can be integrated into a single assemble, or multiple assemblies.
• the processing card 118 processes waveform and waveform components received by a base station, e.g., from a modem card 112 or receiver 110 contained within the base station, or otherwise coupled with the base station.
• the waveform typically includes CDMA waveforms, however the processing card 118 can also be configured for other protocols, such as TDMA and other multiple user communication techniques.
• the processing card 118 performs multiple user detection (MUD) on the waveform data, and generates a user signal corresponding to each user, with includes less interference than within the received signals.
• MOD multiple user detection
• the illustrated processing card 118 is a single board assembly and is manufactured to couple (e.g., electrically and physically mate) with a conventional base station (e.g., a modem card 112, receiver 110 or other component).
• the board assembly illustrated conforms to a % form factor modem payload card of the type available in the marketplace.
• the processor card 118 is designed for retrofitting into existing base stations or for design into new station equipment. In other embodiments, the processing card can be either single or multiple assemblies.
• the host processor 202 routes data from the interface block 204 to and among the parallel processors 208, as well as performs fault monitoring and automated resets, data transfer, and processor loading of the parallel processors 208.
• the host processor 202 also processes output received from the parallel processors 208, and communicates the processed output to the inter- face block 204 for subsequent return to the base station.
• the parallel processors 202 process waveforms and waveform components routed from the host processor 206. Typically, the parallel processors 202 process the waveform compo- nents, and communicate the processed data back to the host processor 202 for further processing and subsequent transmission to the base station, however, the intermediate processed waveforms can be communicated to other parallel processors or directly to the base station.
• the crossbar 206 is a communication switch which routes messages between multiple devices. It allows multiple connection data ports to be connection with other data ports.
• the crossbar 206 provides eight ports, where a port can be "connected" to any other port (or to multiple ports) to provide communication between those two (or indeed, multiple) ports.
• the crossbar 206 is a RACEwayTM switch of the type commercially available from the assignee hereof.
• other switching elements whether utilizing the RACEwayTM protocol or otherwise, may be used, e.g., PCI, I2C and so on. Indeed, in some embodiments, the components communicate along a common bus and/or are distributed via over a network.
• a front panel 210 is used to monitor the processor card and can be used to apply software patches, as well as perform other maintenance operations. Additionally, the front panel 210 can be used to monitor fault status and interface connections through a series of LED indicators, or other indicators. Illustrated front panel interfaces with the board via the RACEwayTM switch and protocol, though other interface techniques may be used as well.
• FIG. 3 depicts further details of the processor card of Figure 2.
• the illustrated processor card includes a host processor 202 in communication with an interface block 205 and a set of parallel processors 208 (hereinafter “compute elements") as described above, as well as a crossbar 206 and a front panel 210. Further, a power status/control device 240 is assembled on the processor card 118. However, in other embodiments, the power status/control device 240 can be within the base station or elsewhere.
• the host processor 202 includes a host controller 203 with an integrated processor containing a peripheral logic block and a 32-bit processor core.
• the host controller 203 is coupled with various memory devices 205, a real time clock 206, and a protocol translator 208.
• the host controller 203 can be a Motorola PowerPC 8240 commercially available, but it will be appreciated by one skilled in the art that other integrated processors (or even non-integrated processors) can be used which satisfy the requirements herein.
• the host controller 203 controls data movement within the processor card 118 and between the processor card and the base station. It controls the crossbar device 206 by assigning the connection between connection ports. Further, the host controller 203 applies functionality to the output generated by the parallel processors 208.
• the host controller 203 includes a monitor/watchdog sub-system which monitors the perform ace of the various components within the processor card, and can issue resets to the components. In some embodiments, these functions can be provided (or otherwise assisted) by application specific integrated circuits or field programmable gate arrays.
• the host controller 203 integrates a PCI bus 211a, 211b for data movement with the memory devices 205 and the interface block 205, as well as other components.
• the PCI bus 21 la, 21 lb is capable of 32-bit or 64-bit data transfers operating at 33 MHz, or alternatively 66 MHz speeds, and supports access to PCI memory address spaces using either (or both) little and/or big endian protocols.
• Memory devices used by the host controller 203 include HA Registers 212, synchronous dynamic random access memory (SDRAM) 214, Flash memory 216, and Non- Volatile Ram (NVRAM) 218. As will be evident below, each type of memory is used for differing pur- poses.
• SDRAM synchronous dynamic random access memory
• NVRAM Non- Volatile Ram
• the HA registers 212 store operating status (e.g., faults) for the parallel processors 208, the power status/control device 240, and other components.
• a fault monitoring sub-system "watchdog” writes both software and hardware status into the HA registers 212, from which the host controller 203 monitors the registers 212 to determine the operational status of the components.
• the HA registers 212 are mapped into banked memory locations, and are thereby addressable as direct access registers. In some embodiments, the HA registers 212 can be integrated with the host controller 203 and still perform the same function.
• the SDRAM 214 stores temporary application and data. In the illustrated embodiment, there is 64 Kbytes of SDRAM 214 available to support transient data, e.g., intermediary results from processing and temporary data values.
• the SDRAM 214 is designed to be directly accessed by the host controller 203 allowing for fast DMA transfers.
• the flash memory 216 includes two Intel StrataFlash devices, although equivalent memory devices are commercially available. It stores data related to component performance data, and intermediate data which can be used to continue operation after resets are issued.
• the flash memory is blocked at 8 Kbyte boundaries, but in other embodiments, the block size can vary depending on the addressing capabilities of the host controller 203 and method of com- munication with the memory devices. Further, because flash memory requires no power source to retain programmed memory data, its data can be used for diagnostic purposes even in the event of power-failures.
• NVRAM is, to an extent, reserved for fault record data and configuration information.
• Data stored within the NVRAM 218, together with the flash memory 216 is sufficient to reproduce the data within the SDRAM 218 upon system (or board level, or even component level) reset. If a component is reset during operation, the host controller 203 can continue operation without the necessity of receiving additional information from the base station via the data stored in the NVRAM.
• the NVRAM 218 is coupled to the host controller 203 via a buffer which converts the voltage of the PCI bus 211a from 3.3v to 5v, as required by the NVRAM 218, however this conversion is not necessary in other embodiments with different memory configurations.
• the interface block 205 includes a PCI bridge 222 in communication with an Ethernet interface 224 and a modem connection 226.
• the PCI bridge 222 translates data received from the PCI bus 211b into a protocol recognized by the base station modem card 112.
• the modem connection 226 operates with a 32-bit interface operating at 66 MHz, however, in other embodiments the modem can operate with different characteristics.
• the Ethernet connection 224 can operate at either 10 Mbytes/Sec or 100 Mbytes/Sec, and is therefore suited for most Ethernet devices. Those skilled in the art can appreciate that these interface devices can be interchanged with other interface devices (e.g., LAN, WAN, SCSI and the like).
• the real-time clock 206 supplies timing for the host controller 203 and the parallel processors 208, and thus, synchronizes data movement within the processing card. It is coupled with the host controller 203 via an integrated I2C bus (as established by Phillips Corporation, although in other embodiments the clock can be connected via other electrical coupling).
• the real-time clock 206 is implemented as a CMOS device for low power consumption. The clock generates signals which control address and data transfers within the host controller 203 and the multiple processors 208.
• a protocol converter 208 converts PCI protocol used by the host controller 203 to RACEwayTM protocol used by the parallel processors 208 and front panel 210.
• the PXB 208 contains a field programmable gate array (“FPGA”) and EEPROM which can be programmed from the PCI bus 211b.
• FPGA field programmable gate array
• the PXB 208 is programmed during manufacture of the processing card 118 to contain configuration information for the related protocols and/or components with which it communicates.
• the PXB 208 can use other protocols as necessary to communicate with the multiple processors 208.
• the host controller 203 and the multiple processors 208 use the same protocol, there is no protocol conversion necessary and therefore the PXB is not required.
• the multiple-port communication device 206 (hereinafter “crossbar”) provides communication between all processing and input/output elements on the processing card 118.
• the crossbar 206 is an EEPROM device which can be read and programmed by a RACEwayTM compatible component (e.g., the front panel 210 or parallel processors 208), but it is typically programmed initially during manufacture.
• An embedded ASIC device controls the EEPROM programming, and hence, the function of the crossbar 206.
• the crossbar 206 in the illustrated provides up to three simultaneous 266-Mbytes/Sec throughput data paths between elements for a total throughput of 798 Mbytes/Sec, however, in other embodiments the actual throughput varies according to processing speed.
• two crossbar ports e.g., ports 0 and 1 connect to a bridge FPGA which further connect to the front panel 210.
• Each of the multiple processors use an crossbar port (e.g., ports 2, 3, 5, and 6), and the interface block 224 and host controller 203 share one crossbar port (e.g., port 4) via the PXB 206.
• the number of ports on the crossbar 206 depends on the number of parallel processors and other components that are in communication.
• the multiple processors 208 in the illustrated embodiment include four compute elements 220a-220d (hereinafter, reference to element 220 refers to a general compute element, also referred to herein as a "processing element” or "CE"). Each processing element 220 applies functionality on data, and generates processed date in the form of a matrix, vector, or waveform. The processing elements 220 can also generate scalar intermediate values. Generated data is passed to the host controller 208, or to other processing elements 220 for further processing. Further, individual processing elements can be partitioned to operate in series (e.g., as a pipeline) or in parallel with the other processing elements.
• a processing element 220 includes a processor 228 coupled with a cache 230, a Joint Test Action Group (hereinafter "JTAG”) interface 232 with an integrated programming port, and an application specific integrated circuit 234 (hereinafter "ASIC"). Further, the ASIC 234 is coupled with a 128 Mbyte SDRAM device 236 and HARegisters 238. The HARegisters are coupled with 8 Kbytes of NVRAM 244.
• the compute elements 220 are on the same assembly as the host controller 203. In other embodiments, the compute nodes 220 can be separate from the host controller 203 depending on the physical and electrical characteristics of the target base station.
• the compute node processors 228 illustrated are Motorola PowerPC 7400, however in other embodiments the processor can be other processor devices.
• Each processor 228 uses the ASIC 234 to interface with a RACEwayTM bus 246.
• the ASIC 234 provides certain features of a compute node 220, e.g., a DMA engine, mail box interrupts, timers, page mapping registers, SDRAM interface and the like.
• the ASIC is programmed during manufacture, however, it can also be programmed in the field, or even at system reset in other embodiments.
• the cache 230 for each compute node 220 stores matrices that are slow-changing or otherwise static in relation to other matrices.
• the cache 230 is pipelined, single-cycle deselect, synchronous burst static random access memory, although in other embodiments high-speed RAM or similar devices can be used.
• the cache 230 can be implemented using various devices, e.g., multiple 64 Kbyte devices, multiple 256 Kbyte devices, and so on.
• the HA registers 238 store fault status for the software and/or hardware of the compute element 220. As such, it responds to the watchdog fault monitor which also monitors the host controller 203 and other components.
• the NVRAM 244 is, much like the NVRAM coupled with the host controller 203, stores data from which the current state of the compute element 220 can be recreated should a fault or reset occur.
• the SDRAM 236 is used for intermediate and temporary data storage, and is directly addressable from both the ASIC 234 and the proces- sor 228. These memory devices can be other devices in other embodiments, depending on speed requirements, throughput and computational complexity of the multiple user detection algorithms.
• NVRAM is also used to store computational variables and data such that upon reset of the processing element or host controller, execution can be re-started without the need to refresh the data. Further, the contents of NVRAM can be used to diagnose fault states and/or conditions, thus aiding to a determination of the cause of fault state.
• a "watchdog” monitors performance of the processing card 118.
• there are five independent “watchdog” monitors on the processing card 118 e.g., one for the host controller 203 and one each for each compute node 220a-220d, and so on).
• the watchdog also monitors performance of the PCI bus as well as the RaceWay bus connected with each processing element and the data switch.
• the RACEWay bus includes out- of-band fault management coupled with the watchdogs.
• Each component periodically strobes its watchdog at least every 20 msec but not faster that 500 microseconds (these timing parameters vary among embodiments depending on overall throughput of the components and clock speed).
• the watchdog is initially strobed approxi- mately two seconds after the initialization of a board level reset, which allows for start-up sequencing of the components without cycling erroneous resets. Strobing the watchdog for the processing nodes is accomplished by writing a zero or a one sequence to a discrete word (e.g., within the HA Register 212) originating within each compute element 220a-220d, the host controller 203, and other components).
• the watchdog for the host controller 203 is serviced by writing to the memory mapped discrete location FFF_D027 which is contained within the HA Registers 212.
• the watchdog uses five 8-bit status registers within the HA registers 212, and additional registers (e.g., HA registers 238) within each compute node 220.
• One register represents the host controller 203 status, and the other four represent each compute node 220a-220d status.
• Each register has a format as follows:
• the five registers reflect status information for all processors within the processing board 118, and allow the host controller 203 to obtain status of each without the need for polling the processor individually (which would degrade performance and throughput). Additionally, the host controller 203 and each compute node processor 228 has a fault control register which contains fault data according to the following format:
• a single write of any value will strobe the watchdog.
• the watchdogs are initialized to a fault state. Once a valid strobe is issued, the watchdog executes and, if all elements are properly operating, writes a no-fault state to the HA register 212. This occurs within the initial two-second period after board level reset. If a processor node fails to service the watchdog within the valid time frame, the watchdog records a fault state.
• a watchdog of a compute node 220 in fault triggers an interrupt to the host controller 203. If a fault is within the host controller 203, then the watchdog triggers a reset to the board. The watchdog then remains in a latched failed state until a CPU reset occurs followed by a valid service sequence.
• Each processor node ASIC 234 accesses a DIAG3 signal that is wired to an HA register, and is used to strobe the compute element's hardware watchdog monitor.
• a DIAG2 signal is wired to the host processor's embedded programmable interrupt controller (EPIC) and is used by a compute element to generate a general purpose interrupt to the host controller 203.
• EPIC embedded programmable interrupt controller
• a majority voter is a dual software sub-system state machine that identifies faults within each of the processors (e.g., the host controller 230 and each compute node 220a-220d) and also of the processor board 118 itself.
• the local voter can reset individual processors (e.g., a compute node 220) by asserting a CHECKSTOP IN to that processor.
• the board level voter can force a reset of the board by asserting a master reset, wherein all processors are reset. Both voters follow a rule set that the output will follow the majority of non- checkstopped processors. If there are more processors in a fault condition than a non-fault condition, the voter will force a board reset.
• other embodiments may use other rules, or can use a single sub-system to accomplish the same purpose.
• a majority voter is illustrated in Figure 4.
• Board level resets are initiated from a variety of sources.
• One such source is a voltage supervisor (e.g., the power status/control device 240) which can generate a 200 ms reset if the voltage (e.g., VCC) rises above a predetermined threshold, such as 4.38 volts (this is also used in the illustrated embodiment in a pushbutton reset switch 406, however, the push button can also be a separate signal).
• the board level voter will continue to drive a RESETJ) 408 until both the voltage supervisor 404 and the PCI_ RESET_0410 are de-asserted. Either reset will generate the signal RESETJ) 412 which resets the card into a power-on state.
• RESET_0 412 also generates HRESET_0 414 and TRST 416 signals to each processor. Further, a HRESETJ) and TRSTcan be generated by the JTAG ports using a JTAG JHRESET O 418 and JTAG TRST 420 respectively.
• the host controller 203 can generate a reset request, a soft reset (C_SRESET_0 422) to each processor, a check-stop request, and an ASIC reset (CE_RESET_0 424) to each of the four compute element's ASIC.
• a discrete word from the 5v-powered reset PLD will generate the signal NPORESET_l (not a power on reset). This signal is fed into the host processor discrete input word.
• the host processor will read this signal as logic low only if it is coming out of reset due to either a power condition or an external reset from off board.
• Each compute element, as well as the host processor can request a board level reset. These requests are majority voted, and the result RESET- VOTEJ) will generate a board level reset.
• Each compute node processor 228 has a hard reset signal driven by three sources gated together: a HRESETJ) pin 426 on each ASIC, a HRESETJ) 418 from the JTAG connector 232, and a HRESETJ) 412 from the majority voter.
• the HRESETJ) pin 426 from the ASIC is set by the "node run" bit field (bit 0) of the ASIC Miscon_A register. Setting HRESETJ) 426 low causes the node processor to be held in reset.
• HRESETJ) 426 is low immediately after system reset or power-up, the node processor is held in reset until the HRESETJ) line is pulled high by setting the node run bit to 1.
• the JTAG HRESETJ) 418 is controlled by software when a JTAG debugger module is connected to the card.
• the HRESETJ) 412 from the majority voter is generated by a majority vote from all healthy nodes to reset.
• the compute processor 228 When a processor reset is asserted, the compute processor 228 is put into reset state. The compute processor 228 remains in a reset state until the RUN bit 0 of the Miscon_A register is set to 1 and the host processor has released the reset signals in the discrete output word. The RUN bit is set to 1 after the boot code has been loaded into the SDRAM starting at location OxOOOOJHOO.
• the ASIC maps the reset vector OxFFFO OlOO generated by the MPC7400 to address 0x0000_0100.
• the host controller 203 addresses the memory devices (e.g., the HA registers 212, SDRAM 214, Flash 216 and NVRAM 218) using two address mapping configurations designated as address map A and address map B, although other configurations are possible.
• Address map A conforms to the PowerPC reference platform (PreP) specification (however, if other host controllers are used, map A conforms with a native reference platform to that host controller).
• Address map B conforms to the host controller 203 common hardware reference platform (CHRP).
• PreP PowerPC reference platform
• CHRP common hardware reference platform
• map A Support of map A is provided for backward compatibility, and further supports any retrofitting of existing base station configurations.
• the address space of map B is divided into four areas: system memory, PCI memory, PCI Input/Output (I/O), and system ROM space.
• the host controller When configured for map B, the host controller translates addresses across the internal peripheral logic bus and the external PCI bus as follows:
• hex address FF00_0000 through FF7F JFFFF is not used, and hence, that bank of Flash ROM is not used.
• the address of FF80_0000 through FFFF_ FFFF is used, as the Flash ROM is configured in 8-bit mode and is addressed as follows:
• Address FFEF_0000 through FFEFJFFFF contains 30 pages, and is used for application and boot code, as selected by the Flash bank bits. Further, there a 2 Mbyte block available after reset. Data movement occurs on the PCI 211a and/or a memory bus.
• Direct memory access is performed by the host controller 203, and operates independently from the host processor 203 core, as illustrated in Figure 5.
• the host controller 203 has an integrated DMA engine including a DMA command stack 502, a DMA state engine 504, an address decode block 506, and three FIFO interfaces 508, 510, 512.
• the DMA engine receives and sends information via the PXB 208 coupled with the crossbar 206.
• the command stack 502 and state machine 504 processes DMA requests and transfers.
• the stack 502 and state machine 504 can initiate both cycle stealing and burst mode, along with host controller interupts.
• the address decode 506 sets the bus address, and triggers transmissions of the data.
• the host controller 203 has two DMA I/O interfaces, each with a 64-byte queue to facilitate the gathering and sending of data. Both the local processor and PCI masters can initiate a DMA transfer.
• the DMA controller supports memory transfers between PCI to memory, between local and PCI memory, and between local memory devices. Further, the host controller 203 can transfer in either block mode or scatter mode within discontinuous memory.
• a receiving channel 510 buffers data that is to be received by the memory.
• a transmit channel 512 buffers data that is sent from memory.
• the buffers can also send/receive information from other devices, e.g., the compute nodes 220, or other devices capable of DMA transfers.
• the host controller 203 contains an embedded programmable interrupt controller (EPIC) device.
• the interrupt controller implements the necessary functions to provide a flexible and general-purpose interrupt controller. Further, the interrupt controller can pool interrupts generated from the several external components (e.g., the compute elements), and deliver them to the processor core in a prioritized manner.
• an OpenPIC architecture is used, although it can be appreciated by one skilled in the art that other such methods and techniques can be used.
• the host controller 203 supports up to five external interrupts, four internal logic-driven interrupts, and four timers with interrupts.
• Data transfers can also take effect via the FPGA program interface 508.
• This interface can program and/or accept data from various FPGAs, e.g., the compute note ASIC 234, cross- bar 242, and other devices.
• Data transfers within the compute node processor 228 to its ASIC 234 and RACEwayTM bus 246 are addressed as follows:
• the SDRAM 236 can be addressable in 8, 16, 32 or 64 bit addresses.
• the RACEwayTM bus 246 supports locked read/write and locked read transactions for all data sizes.
• a 16 Mbyte boot flash area is further divided as follows:
• Slave accesses are accesses initiated by an external RACEwayTM device directed toward the compute element processor 238.
• the ASIC 234 supports a 256 Mbyte address space which can be partitioned as follows:
• the 16 discrete output signals are divided into two addressable 8-bit words. Writing to a discrete output register will cause the upper 8-bits of the data bus to be written to the discrete output latch. Reading a discrete output register will drive the 8-bit discrete output onto the upper 8-bits of the host processor data bus.
• the bits in the discrete output word are defined as follows:
• the host controller 203 interfaces with an 8-input interrupt controller external from processor itself (although in other embodiments it can be contained within the processor).
• the interrupt inputs are wired, through the controller to interrupt zero of the host processor external interrupt inputs. The remaining four host processor interrupt inputs are unused.
• the Interrupt Controller comprises the following five 8-bit registers:
• the interrupt input sources and their bit positions within each of the six registers are as follows:
• a falling edge on an interrupt input will set the appropriate bit in the pending register low.
• the pending register is gated with the mask register and any unmasked pending interrupts will activate the interrupt output signal to the host processor external interrupt input pin.
• Software will then read the unmasked pending register to determine which interrupt(s) caused the exception.
• Software can then clear the interrupt(s) by writing a zero to the corresponding bit in the clear register. If multiple interrupts are pending, the software has the option of either servicing all pending interrupts at once and then clearing the pending register or servicing the highest priority interrupt (software priority scheme) and the clearing that single interrupt. If more interrupts are still latched, the interrupt controller will generate a second interrupt to the host processor for software to service. This will continue until all interrupts have been serviced.
• the multiple components within the processor board 118 dictate various power requirements.
• the processor board 118 requires 3.3N 2.5N and 1.8V In the illustrated embodiment, there are two processor core voltage supplies 302, 304 each driving two 1.8V cores for two processors (e.g., 228). There is also a 3.3V supply 306 and a 2.5V supply 308 which supply voltage to the remaining components (e.g., crossbar 206, interface block 205 and so on).
• the three voltages (e.g., the 1.8N 3.3N and 2.5V) have separate switching supplies, and proper power sequencing. All three voltages are converted from 5.0V
• the power to the processor card 118 is provided directly from the modem board 112 within the base station, however, in other embodiments there is a separate or otherwise integrated power supply.
• the power supply a preferred embodiment is rated as 12A, however, in other embodiments the rating varies according to the specific component requirements.
• the 3.3V power supply 306 is used to provide power to the ⁇ VRAM 218 core, SDRAM 214, PXB 208, and crossbar ASIC 206 (or FPGA is present). This power supply is rated as a function of the devices chosen for these functions.
• a 2.5V power supply 308 is used to provide power to the compute node ASIC 234 and can also power the PXB 208 FPGA core.
• the host processor bus can run at 2.5V signaling.
• the host bus can operate at 2.5V signaling.
• the power-on sequencing is necessary in multi-voltage digital boards.
• power sequencing is necessary for long-term reliability.
• the right power supply sequencing can be accomplished by using inhibit signals.
• power should be supplied so that if the core supply fails during operation, the I/O supply is shut down as well.
• the general rule is to ramp all power supplies up and down at the same time as illustrated in Figure 6.
• the ramp up 602 and ramp down 604 show agreement with the power supplies 302, 304, 306, 308 over time.
• One skilled in the art realizes that in reality, voltage increases and decreases do not occur among multiple power supplies in such a simultaneous fashion.
• ramp up 702a-702c and ramp down 704a-704c sequences depend on multiple factors, e.g., power supply, total board capacities that need to be charged, power supply load, and so on.
• the ramp up for the 3.3V supply 702a occurs before the ramp up for the 2.5V supply 702c, which occurs before the ramp up of the 1.8V supplies 702b.
• the ramp down for the 3.3V supply 704a occurs before the ramp down for the 2.5V supply 704c, which occurs before the ramp down for the 1.8V supplies 704c.
• the host processor requires the core supply to not exceed the I/O supply by more than 0.4 volts at all times. Also, the I/O supply must not exceed the core supply by more than
• a circuit containing diodes is used in conjunction with the power supplied within the base station.
• the power status/control device 240 is designed from a programmable logic device
• the PLD is used to monitor the voltage status signals from the on board supplies. It is powered up from +5V and monitors +3.3N +2.5N 1.8V_1 and +1.8V_2. This device monitors the power _good signals from each supply. In the case of a power failure in one or more supplies, the PLD will issue a restart to all supplies and a board level reset to the processor board. A latched power status signal will be available from each supply as part of the discrete input word. The latched discrete can indicate any power fault condition since the last off-board reset condition.
• the processor board inputs raw antenna data from the base station modem card 112 (or other available location of that data), detects sources of interference within that data, and produces a new stream of data which has reduced interference subsequently transmitting that refined data back to the modem card (or other location) for further processing within the base station.
• characteristics of processing are a latency of less than 300 microseconds handing data in the 110 Mbytes/Sec range, however, in other embodiments the latency and data load can vary.
• data from the modem board is supplied via the PCI bus 211b through the PCI bridge 222. From there, the data traverses the crossbar 206 and is loaded into the host controller memory 205. Output data flows in the opposite direction. Additionally, certain data flows between the host controller 203 and the compute elements 220.
• the compute elements 220 operate, in some embodiments, under the MC/OS operating system available commercially from the assignee herein, although different configurations can run under different operating systems suited for such.
• one aspect is to reduce the use of non-POSIX system calls which can increase portability of the multiple user detection software among different hardware environments and operating system environments.
• the host processor is operated by the VxWorks operating system, as is required by MC/OS and suitable for a Motorola 8240 PowerPC.
• FIG. 8 shows a block diagram of various components within the hardware/software environment.
• An MC/OS subsystem 802 is used as an operating system for the compute elements 220.
• a MC/OS DX 804 provides APIs acceptable overhead and latency access to the DMA engines which in turn provide suitable bandwidth transfers of data.
• DX 804 can be used to move data between the compute elements 220 during parallel processing, and also to move data between the compute elements 220, the host controller 203, and the modem card 112.
• each compute element 220 continues an application 806, and a watchdog 808.
• the HA registers provide the bootstrap 810 necessary for start-up.
• the host controller 203 runs under the VxWorks operating system 812.
• the host processor 202 contains a watchdog 814, application data 816, and a bootstrap 818. Further, the host processor 202 can perform TCP/IP stack processing 820 for communication through the Ethernet interface 224.
• Input/output between the processor card 118 and the modem card 112 takes place by moving data between the Race++ Fabric and the PCI bus 211b via the PCI bridge 222.
• the application 806 will use DX to initialize the PXB++ bridge, and to cause input/output data to move as if it were regular DX IPC traffic. For example, there are several components which can initiate data transfers and choose PCI addresses to be involved with the transfers.
• One approach to increasing available on the processor card 118 is to balance host-processing time against application execution. For example, when the system comes up, the application determines which processing resources are available, and the application determines a load mapping on the available resources and record certain parameters in NVRAM. Although briefs interruptions in service can occur, the application does not need to know how to continue execution across faults. For instance, the application can make an assumption that the hardware configuration will not change without the system first rebooting. If the application is in a state which needs to be preserved across reboots, the application checkpoints the data on a regular basis. The system software provides an API to a portion of the NVRAM for this purpose
• the host controller 203 is attached to an amount of linear flash memory 216 as dis- cussed above.
• This flash memory 216 serves several purposes. The first purpose the flash memory serves is as a source of instructions to execute when the host controller comes out of reset. Linear flash can be addressed much like normal RAM. Flash memories can be organized to look like disk controllers; however in that configuration they generally require a disk driver to provide access to the flash memory. Although such an organization has several benefits such as automatic reallocation of bad flash cells, and write wear leveling, it is not appropriate for initial bootstrap.
• the flash memory 216 also serves as a file system for the host and as a place to store permanent board information (e.g., such as a serial number).
• the initial bootstrap code When the host controller 203 first comes out of reset, memory is not turned on. Since high-level languages such as C assume some memory is present (e.g., for a stack) the initial bootstrap code must be coded in assembler. This assembler bootstrap contains a few hundred lines of code, sufficient to configure the memory controller, initialize memory, and initialize the configuration of the host processor internal registers.
• control is passed to the processor
• HA code (which is also contained in boot flash memory).
• the purpose of the HA code is to attempt to configure the fabric, and load the compute element CPUs with HA code. Once this is complete, all the processors participate in the HA algorithm.
• the output of the algorithm is a configuration table which details which hardware is operational and which hardware is not. This is an input to the next stage of bootstrap, the multi-computer configuration.
• MC/OS expects the host controller system to configure the multi-computer (e.g., compute elements 220).
• a configmc program reads a textual description of the computer system configuration, and produces a series of binary data structures that describe the system configu- ration. These data structures are used in MC/OS to describe the routing and configuration of the multi-computer.
• the processor board- 118 will use almost exactly the same sequence to configure the multi-computer. The major difference is that MC/OS expects configurations to be static, whereas the processor board configuration changes dynamically as faulty hardware cause various resources to be unavailable for use.
• One embodiment of the invention uses binary data structures produced by configmc to modify flags that indicate whether a piece of hardware is usable. A modification to MC/OS prevents it from using hardware marked as broken.
• Another embodiment utilizes the output of the HA algorithm to produce a new configuration file input to configmc, the configmc execu- tion is repeated with the new file, and MC/OS is configured and loaded with no knowledge of the broken hardware whatsoever. This embodiment can calculate an optimal routing table in the face of failed hardware, increasing the performance of the remaining operational components.
• the ranmc program loads the functional compute elements with a copy of MC/OS. Because access to the processor board 118 from a TCP/IP network is required, the host computer system acts as a connection to the TCP/IP network.
• the VxWorks operating system contains a fully functional TCP/IP stack. When compute elements access network resources, the host computer acts as proxy, exchanging information with the compute element utilizing DX transfers, and then making the appropriate TCP/IP calls on behalf of the compute element.
• the host controller 203 needs a file system to store configuration files, executable programs, and MC/OS images.
• flash memory is utilized. Rather than have a separate flash memory from the host controller boot flash, the same flash is utilized for both bootstrap purposes and for holding file system data.
• the flash file system provides DOS file system semantics as well as write wear leveling.
• code When code is initially downloaded to the processor board 118, it is written as a group of files within a directory in the flash file system.
• a single top-level index tracks which directory tree is used for booting the system. This index continues to point at the existing directory tree until a download of new software is successfully completed. When a download has been completed and verified, the top-level index is updated to point to the new directory tree, the boot flash is rewritten, and the system can be rebooted.
• Fault detection and reporting 820, 822 is performed by having each CPU in the system gather as much information about what it observed during a fault, and then comparing the information in order to detect which components could be the common cause of the symptoms.
• failures within the processor board 118 can be a single point failure. Specifically, everything on the board is a single point of failure except for the compute elements. This means that the only hard failures that can be configured out are failures in the compute elements 220.
• the application executes with reduced demand for computing resources.
• the application may work with a smaller number of interference sources, or perform interference cancellation iterations, but still within a tolerance .
• the application only needs to handle two configurations: all compute elements functional and 1 compute element unavailable.
• the single crossbar means that there are no issues as to which processes need to go on which processors - the bandwidth and latencies for any node to any other node are identical on the processor board, although other methods and techniques can be used.
• Figure 9 shows an embodiment of the invention wherein a digital signal processor
• DSP digital signal processor
• the DSP 900 generates a digital signal corresponding to an analog input, e.g., a rake receiver.
• the DSP 900 operates in real-time, hence, the output is clocked to perform transfers of the digital output.
• the DSP can be a Texas Instruments model TMS320C67XX series, however, other DSP processors are commercially available which can satisfy the methods and systems herein.
• a buffer 902 is coupled with the DSP 900, and receives and send data in a First-In First- Out (e.g., queue) fashion, also referred to as a FIFO buffer.
• the buffer 902 in some embodi- ments, can be dual-ported RAM of sufficient size to capture data transfers.
• a FPGA 904 is coupled with both the buffer 902 and an crossbar 906 (which can be the same crossbar coupled with the compute elements 220 and host controller 203).
• the FPGA 904 moves data from the buffer 902 to the crossbar 906, which subsequently communicates the data to further devices, e.g., a RACEwayTM or the host controller 203 or compute elements 220.
• the FPGA 904 also perform data transfers directly from the DSP 900 to the crossbar 906. This method is utilized in some embodiments where data transfer sizes can be accommodated without buffering, for instance, although either the buffer or direct transfers can be used.
• the DSP 900 contains at least one external memory interface (EMIF) 908 device, which is connected to the buffer 902 or dual-ported RAM.
• EMIF external memory interface
• RACEwayTM transfers actually access the RAM, and then additional processing takes place within the DSP to move the data to the correct location in SDRAM within the DSP.
• the RAM is smaller that the data transfer size, then there is a massaging protocol between two endpoint DSPs exchanging messages, since the message will be fragmented to be contained within the buffer or RAM.
• the size of the dual-port RAM can be increased to a size of 2*F*N*P buffers of size F, where F is the fragment size, N is the number of RACEwayTM endpoints in communication with the DSP, and P is the number of parallel transfers which can be active on an endpoint.
• the constant 2 represents double buffering so one buffer can be transferred to the RACEwayTM simultaneously with a buffer being transferred to the DSP.
• the constant can be four times rather than two times to emulate a full-duplex connection. With a 4 mode system, this could be, for example, 4*8K*4*4 or 512 Kbytes, plus a overhead factor for configuration and data tracking.
• the FPGA 904 can program the DMA controller 910 within the DSP 900 to move data between the buffer 902 and the DSP/SDRAM 912 directly from a DSP host port 914.
• the host port 914 is a peripheral like the EMIF 908, but can master transfers into the DSP data-paths, e.g., it can read and write any location within the DSP.
• the host port 914 can access the DMA controller, 910 and can be used to initiate transfers via the DMA engine.
• RACEwayTM transfers can be initiated without the cooperation of the DSP, the thus, the DSP is free to continue processing while transfers take place and further, there is no need for protocol messaging within the buffer.
• the FPGA 904 can also perform fragmentation of data.
• the FPGA 904 an program the DMA controller within the DSP to move fragments into or out-of the DSP. This method can be used to match throughput of the external transfer bus, e.g., the RACEwayTM.
• An example of the methods and systems described for a DSP is as follows.
• the RACEwayTM reads date out of the DSP memory 912
• this example assumes that another DSP is reading the SDRAM of the local DSP.
• the FPGA 904 detects a RACEwayTM data packet arriving, and decodes the packet to determine that is contains instructions for a data-read at, for example, memory location 0x10000.
• the FPGA 904 writes over the host port interface 914 to program the DMA controller 910 to transfer data starting at memory location 0x10000, which refers to a location in the primary EMIF 908 corresponding to a location in the SDRAM 912, and to move that data to a location in the secondary EMIF (e.g., the buffer device) 902.
• the FPGA 904 reads the data out of the buffer, and moves it onto the RACEwayTM bus.
• the DMA controller 910 finishes the transfer, and the FPGA 904 finishes moving the data from the buffer 902 to the RACEwayTM.
• the FPGA 904 detects a data packet arriving, and determines that is it a write to location 0x20000, for instance.
• the FPGA 904 fills some amount of the buffer 902 with the data from the RACEwayTM bus, and then writes over the host port 914 interface to program the DMA controller 910.
• the DMA controller 910 then transfers data from the buffer device 902 and writes that data to the primary EMIF 908 at address 0x20000.
• an interrupt can be sent to the DSP 900 to indicate that a data packet has arrived, or a polling of a location in the SDRAM 912 can accomplish the same requirement.
• the buffer 902 and FPGA 904 can be modified to accommodate this protocol.
• the crossbar 906 illustrated may be in common with a separate bus struc- ture, or be in common with the processor board 118 described above.
• the FPGA 904 can be directly coupled with the board processor, or be configured as a compute node 220.
• the implementation of MUD at the symbol rate can be divided into two functions.
• the first function is the calculation of the R-matrix elements.
• the second function is interference cancellation, which relies on knowledge of the R-matrix elements.
• the calculation of these elements and the computational complexity are described in the following section. Computational complexity is expressed in Giga-Operations Per Second (GOPS).
• GOPS Giga-Operations Per Second
• the subsequent section describes the MUD IC function.
• the method of interference cancellation employed is Multistage Decision Feedback IC (MDFIC).
• the R-matrix calculations can be divided into three separate calculations, each with an associated time constant for real-time operation, as follows:
• the most efficient method of calculation depends on the non-zero length of the codes. For high data-rate users the non-zero length of the codes is only 4-chips long. For these codes, a direct convolution is the most efficient method to calculation the elements. For low data-rate users it is more efficient to calculation the elements using the FFT to perform the convolutions in the frequency domain. Further, as can be appreciated by one skilled in the art, cache memory can be used where the matrix is somewhat static compared with the update of other matrices.
• the C-matrix is calculated from the r-matrix. These elements must be calculated whenever a user's delay lag changes. For now, assume that on average each multi-path component changes every 400 ms. The length of the gfj function is 48 samples. Since we are over sampling by 4, there are 12 multiply-accumulations (real x complex) to be performed per ele- ment, or 48 operations per element. When there are 100 low-rate users on the system (i.e., 200 virtual users) and a single multi path lag (of 4) changes for one user a total of (l.5)(2)KvLNv elements must be calculated.
• the factor of 2 results because both rows and columns must be updated.
• the R-matrices are calculated from the C-matrices. From the equation above the R- matrix elements are
• the calculations are performed in 16-bit fixed-point math.
• the processing requirement is then 2.90 GOPS.
• the X-matrix multiplies when amortized amount to an additional 0.7 GOPS.
• the total processing requirement is then 3.60 GOPS.
• the first term represents the signal of interest. All the remaining terms represent Multiple Access Interference (MAI) and noise.
• the multiple-stage decision-feedback interference cancellation (MDFIC) algorithm iteratively solves for the symbol estimates using
• the above iteration is performed on a block of 20 symbols, for all users.
• the 20-symbol block size represents two WCDMA time slots.
• the R-matrices are assumed to be constant over this period. Performance is improved under high input BER if the sign detector in is replaced by the hyperbolic tangent detector. This detector has a single slope parameter which is variable from iteration to iteration. Similarly, performance is improved if only a fraction of the total estimated interference is cancelled (e.g., partial interference cancellation), owing to channel and symbol estimation errors.
• the three R-matrices (R[-l], R[0] and R[l]) are each Kv x Kv in size.
• the total number of operation then is 6K per iteration.
• the value of the threshold parameter is variable from stage to stage.
• the first one is a combination of R(l) and R(-l).
• the second is the R(0) matrix.
• the essential R(0) matrix elements have a triangular structure to them.
• the number of computations performed to generate the raw data for the R(l)/R(-1 ) and R(0) matrices are combined and optimized as a single number. This is due to the reuse of the X-matrix outer product values across the two R-matrices. Since the bulk of the computations involve combining the X-matrix and correlation values, they dominate the processor utilization. These computations are used as a cost metric in determining the optimum loading of each processor. Processor Loading Optimization
• the optimization problem is formulated as an equal area problem, where the solution results in each partition area to be equal. Since the major dimensions of the R-matrices are in terms of the number of active virtual users, the solution space for this problem is in terms of the number of virtual users per processor. By normalizing the solution space by the number of virtual users, the solution is applicable for an arbitrary number of virtual users.
• Figure 10 shows a model of the normalized optimization scenario.
• the computations for the R(l)/R(-1) matrix are represented by the square HJKM, while the computations for the R(0)matrix are represented by the triangle ABC. From geometry, the area of a rectangle of length b and height h is:
• the formula for A gives the area for the total region below the partition line.
• the formula for A2 gives the area within the rectangle HQRM plus the region within triangle AFG.
• the cost function the difference in successive areas is used. That is:
• a. -l ⁇
• the normalized partition values for two, three, and four processors As shown in the following table, the normalized partition values for two, three, and four processors. To calculate the actual partitioning values, the number of active virtual users is multiplied by the corresponding table entries. Since a fraction of a user cannot be allocated, a ceiling operation is performed that biases the number of virtual users per processor towards the processors whose loading function is less sensitive to perturbations in the number of users.
• the load balancing for the R-matrix results in a non-uniform partitioning of the rows of the final matrices over a number of processors.
• the partition sizes increase as the partition starting user index increases.
• the multi-processor elements calculating the R-matrix (which depends on the C-matrix, which in turn depends on the gamma-matrix) can place the results in a processor element performing the MPIC functions.
• the values can be placed in contiguous locations accessable (or local with) the MPIC processor. This method allows adjacent memory addresses for the R and C values, and increases throughput via simply incrementing memory pointers rather that using a random access approach.
• ⁇ !k [m] can be rewritten as j N,- ⁇ r, k [m ⁇ — — ⁇ c, [n + j,N, ]-c k [n + j,N, - m]
• the table below provides a sample of the number of bytes per l,k virtual-user pair based on 2 bytes per element - one byte for the real part and one byte for the imaginary part. In other embodiments, these values vary.
• T-matrix data can be addressed, stored, and accessed as described below.
• an array structure is created to access the data, as shown below:
• the C-matrix data can then be retrieved by utilizing the following exemplary algo- rithm:
• FFT fast fourier transform
• One advantage of this approach is that elements can be stored for a range of offsets tau so that calculations do not need to be performed when lags change. For delay spreads of about 4 micro-seconds 32 samples need to be stored for each m'.
• the C-matrix elements need be updated when the spreading factor changes.
• the spreading factor can change du to AMR codec rate changes, multiplexing of the dedicated channels, or multiplexing of data services, to name a few reasons. It is reasonable to assume that 5% of the users, hence 10% of the elements, change every 10 ms.
• the C-matrix elements can be represented in terms of the underlying code correlations using:
• the cost of computing the Tau-matrix must also be considered.
• the Tau-matrix can be efficiently computed since the fundamental operation is a convolution of codes with elements constrained to be +/-1 +/-j. Further, the Tau- matrix can be calculated using modulo-2 addition (e.g., XOR) using several method, e.g. reg- ister shifting, XOR logic gates, and so on.
• the Gamma matrix (r) represents the correlation between the complex user codes.
• the complex code for user 1 is assumed to be infinite in lenght, but with only N j non-zero values.
• the non-zero values are constrained to be ⁇ l ⁇ j.
• the T -matrix can be represented in terms of the real and imaginary parts of the complex user codes, and is based on the relationship:
• modulo-2 e.g., Exclusive-OR "XOR"
• XOR Exclusive-OR
• one skilled in the art can appreciate that such a logic device can be implemented in a field programmable gate array, which can be programmed via the host controller, a compute element, or other device including an application specific integrated circuit. Further, the FPGA can be progammed via the RACEwayTM bus, for example.
• the above shift registers together with a summation device calculates the functions Mi k i fn ] and N lk [m] .
• the remaining calculations to form T [ ⁇ ⁇ and subsequently T lk [m] can be performed in software.
• K v 128 virtual users the requirement drops to 0.8192M elements (all shifts) per second.
• a processor board 118 with four compute elements 220 can be used as shown.
• Three of the compute nodes e.g., 220a - 220c
• One of the compute nodes e.g., 220d
• MDFIC multiple-stage decision-feedback interference cancellation
• the Tau-Matrix and R-Matrix is calculated using FPGA's that can be programmed by the host controller 203, or ASICs. Further, multiuser amplitude estimation is performed within the modem card 112.
• FIG. 12 shows a preferred embodiment for long-code MUD processing.
• each frame of data is processed three times by the MUD processor, although it can be recognized that multiple processors can perform the iterative nature of the embodiment.
• MRC maximum ratio combination
• MUD processing is performed on the data channels.
• data channels are processed exclusively.
• New y (i.e., soft decisions) and b (i.e., hard decisions) data are derived as shown in the diagram.
• Amplitude ratios and amplitudes are determined via the DSP (e.g., element 900, or a DSP otherwise coupled with the processor board 118 and receiver 110), as well as certain waveform statistics. These values (e.g., matrices and vectors) are used by the MUD processor in various ways.
• the MUD processor is decomposed into four stages that closely match the structure of the software simulation: Alpha Calculation and Respread 1302, raised-cosine filtering 1304, de-spreading 1306, and MRC 1308. Each pass through the MUD processor is equivalent to one processing stage of the software implementation.
• the design is pipelined and "parallelized.”
• the clock speed can be 132 MHz resulting in a throughput of 2.33 ms/frame, however, the clock rate and throughput varies depending on the requirements.
• the illustrated embodiment allows for three-pass MUD processing with addi- tional overhead from external processing, resulting in a 4-times real-time processing throughput.
• the alpha calculation and respread operations 1302 are carried out by a set of thirty-two processing elements arranged in parallel. These can be processing elements within an ASIC, FPGA, PLD or other such device, for example. Each processing element processes two users of four fingers each. Values for b are stored in a double-buffered lookup table. Values of a(hat) and ja(hat) are pre-multiplied with beta by an external processor and stored in a quad-buffered lookup table.
• the alpha calculation state generated the following values for each finger, where subscripts indicate antenna identifier:
• the data is passed into set of four independent adder-trees. These adder-trees each termination in a single output, completing the respread operation.
• the four raised-cosine filters 1304 convolve the alpha data with a set of weights determined by the following equation:
• the filters can be implemented with 97 taps with odd symmetry.
• the filters illustrated run at 8-times the chip rate, however, other rates are possible.
• the filters can be implemented in a variety of compute elements 220, or other devices such as ASICs, FPGAs for example.
• the despread function 1306 can be performed by a set of thirty-two processing elements arranged in parallel. Each processing element serially processes two users of four fingers each.
• each finger one chip value out of eight, selected based on the sub-chip delay, is accepted from the output of the raised-cosine filter.
• the despread state performs the following calculations for each finger (subscripts indicate antenna):
• the MRC operations are carried out by a set of four processing elements arranged in parallel, such as the compute elements 220 for example.
• Each processor is capable of serially processing eight users of four fingers each.
• Values for y are stored in a double-buffered lookup table.
• Values for b are derived from the MSB of the y data. Note that the b data used in the
• MUD stage is independent of the b data used in the respread stags,. Values of a and j a ⁇ are pre-multiplied with ⁇ by an external processor and stored in a quad-buffered lookup table.
• _ ⁇ ⁇ + J a ' for each channel is stored in a quad-buffered table.
• the output stage contains a set of sequential destination buffer pointers for each channel.
• the data generated by each channel, on a slot basis, is transferred to the RACEwayTM destination indicated by these buffers.
• the first word of each of these transfers will contain a counter in the lower sixteen bits indicating how many y values were generated.
• the upper six- teen bits will contain the constant value 0xAA55. This will allow the DSP to avoid interrupts by scanning the first word of each buffer.
• the DSPJUPDATE register contains a pointer to single RACEwayTM location. Each time a slot or channel data is transmitted, an internal counter is written to this loca- tion. The counter is limited to 10 bits and will wrap around with a terminal count value of 1023.
• the method of operation for the long-code multiple user detection algorithm (LCMUD) is as follows. Spread factor for four-channels requires significant amount of data transfer. In order to limit the gate count of the hardware implementation, processing an SF4 channel can result in reduced capability.
• a SF4 user can be processed on certain hardware channels. When one of these special channels is operating on an SF4 user, the next three channels are disabled and are therefore unavailable for processing. This relationship is as shown in the following table:
• the default y and b data buffers do not contain enough space for SF4 data.
• the y and b buffers extend into the space of the next channel in sequence. For example, if channel 0 is processing SF data, the channel 0 and channel 1 b buffers are merged into a single large buffer of 0x40 32-bit words. The y buffers are merged similarly.
• the first pass of the LCMUD algorithm will respread the control channels in order to remove control interference.
• the b data for the control channels should be loaded into BLUT while the y data for data channels should be loaded into YDEC.
• Each channel should be configured to operate at the spread factor of the data channel stored into the YDEC table.
• Control channels are always operated at SF 256, so it is likely that the control data will need to be replicated to match the data channel spread factor. For example, each bit (b entry) of control data would be replicated 64 times if that control channel were associated with an SF 4 data channel.
• Each finger in a channel arrives at the receiver with a different delay. During the Respread operation, this skew among the fingers is recreated. During the MRC stage of MUD processing, it is necessary to remove this skew and realign the fingers of each channel. This is accomplished in the MUD processor by determining the first bit available from the most delayed finger and discarding all previous bits from all other fingers. The number of bits to discard can be individually programmed for each finger with the Discard field of the MUDPARAM registers.
• This operation will typically result in a 'short' first slot of data. This is unavoidable when the MUD processor is first initialized and should not create any significant problems. The entire first slot of data can be completely discarded if 'short' slots are undesirable.
• Figure 13 illustrates the skew relationship among fingers in a channel and among the channels themselves.
• the illustrated embodiment allows for 20us (77.8 chips) of skew among fingers in a channel and certain skew among channels, however, in other embodiments these skew allowances vary.
• Channel 0 is receiving Slot 0 while Channel 1 is receiving Slot 2.
• the DSP must take this skew into account when generating the b and y tables and temporally align channel data.
• Selecting an arbitrary "slot" of data from a channel implies that channel constants tied to the physical slot boundaries may change while processing the arbitrary slot.
• the Constant Advance field of the MUDPARAM register is used to indicate when these constants should change.
• Registers affected this way are quad-buffered. Before data processing begins, at least two of these buffers should be initialized. During normal operation, one additional buffer is initialized for each slot processed. This system guarantees that valid constants data will always be available.
• the register YB indicates which of two y and b buffers are in use. If the system is currently not processing, YB indicates the buffer that will be used when processing is initiated. CBUF indicates which of four round-robin buffers for MUD constants (a ⁇ beta) is currently in use. Finger skew will result in some fingers using a buffer one in advance of this indicator. To guarantee that valid data is always available, two full buffers should be initialized before operation begins.
• CBUF indicates the buffer that will be used when processing is restarted. It is technically possible to indicate precisely which buffer is in use for each finger in both the Respread and despread processing stages. However, this would require thirty-two 32-bit registers. Implementing these registers would be costly, and the infor- mation is of little value.
• a 1 and AO indicate which y and b buffers are currently being processed. Al and AO will never indicate ' 1 ' at the same time. An indication of '0' for both Al and A0 means that MUD processor is idle.
• Rl and R0 are writable fields that indicate to the MUD processor that data is available.
• Rl corresponds to y and b buffer 1 and R0 corresponds to y and b buffer 0.
• Writing a '1' into the correct register will initiate MUD processing. Note that these buffers follow strict round- robin ordering.
• the YB register indicates which buffer should be activated next.
• registers will be automatically reset to '0' by the MUD hardware once processing is completed. It is not possible for the external processor to force a '0' into these registers.
• a ' 1' in this bit indicates that this is the last slot of data in a frame. Once all available data for the slot has been processed, the output buffers will be flushed.
• a ' 1 ' in this bit will place the MUD processor into a reset state.
• the external processor must manually bring the MUD processor out of reset by writing a '0' into this bit.
• DSP UPD TE is arranged as two 32-bit registers.
• DSP is stored at address 0x0000 J3008.
• Apointer to a status memory buffer is located at address OxOOOO_OOOC.
• the counter is fixed at 10 bits and will wrap around after a terminal count of 1023.
• a quad-buffered version of the MUD parameter control register exists for each finger to be processed. Execution begins with buffer 0 and continues in round-robin fashion. These buffers are used in synchronization with the MUD constants (Beta * a_hat, etc.) buffers.
• Each finger is provided with an independent register to allow independent switching of constant values at slot and frame boundaries.
• the following table shows offsets for each MUD channel:
• the spread factor field determines how many chip samples are used to generate a data bit.
• all fingers in a channel have the same spread factor setting, however, it can be appreciated by one skilled in the art that such constant factor setting can be variable in other embodiments.
• the spread factor is encoded into a 3-bit value as shown in the following table:
• the field specifies the sub-chip delay for the finger. It is used to select one of eight accumulation buffers prior to summing all Alpha values and passing them into the raised- cosine filter. Discard determines how many MUD-processed soft decisions (y values) to discard at the start of processing. This is done so that the first y value from each finger corresponds to the same bit. After the first slot of data is processed, the Discard field should be set to zero.
• the behavior of the discard field is different than that of other register fields. Once a non-zero discard setting is detected, any new discard settings from switching to a new table entry are ignored until the current discard count reaches zero. After the count reaches zero, a new discard setting may be loaded the next time a new table entry is accessed.
• Chips within a channel will arrive at the receiver with different delays.
• Chip Advanced need not be a multiple of Spread Factor.
• Constant advance indicates on which chip this finger should switch to a new set of constants (e.g. a" ) and a new control register setting. Note that the new values take effect on the chip after the value stored here. For example, a value of 0x0 would cause the new constants to take effect on chip 1. A value of OxFF would cause the new constants to take effect on chip 0 of the next slot.
• the b lookup tables are arranged as shown in the following table. B values each occupy two bits of memory, although only the LSB is utilized by LCMUD hardware.
• the following table illustrates how the two-bit values are packed into 32-bit words.
• Spread Factor 4 channels require more storage space than is available in a single channel buffer.
• the buffers for an even channel and the next highest odd channel are joined together.
• the even channel performs the processing while the odd channel is disabled.
• the beta*a-hat table contains the amplitude estimates for each finger pre-multiplied by the value of Beta.
• the following table shows the memory mappings for each channel.
• the following table shows a memory mapping for individual fingers of each antenna.
• the y (soft decisions) table contains two buffers for each channel. Like the b lookup table, an even and odd channel are bonded together to process SF4. Each y data value is stored as a byte. The data is written into the buffers as packed 32-bit words.
• the sum of the a-hat squares is stored as a 16-bit value.
• the following table contains a memory address mapping for each channel.
• each buffer the value for antenna 0 is stored at address offset 0x0 with the value for antenna one stored at address offset 0x04.
• the following table demonstrates a mapping for each finger.
• Each channel is provided a RACEwayTM route on the bus, and a base address for buffering output on a slot basis.
• Registers for controlling buffers are allocated as shown in the following two tables. External devices are blocked from writing to register addresses marked as reserved.
• Slot buffer size is automatically determined by the channel spread factor. Buffers are used in round-robin fashion and all buffers for a channel must be arranged contiguously.
• the buffers control register determines how many buffers are allocated for each channel. A setting of 0 indicates one available buffer, a setting of 1 indicates two available buffers, and so on.
• systems according to the invention perform multi-user detection by determining correlations among the user channel-corrupted waveforms and storing these correlations as elements of the R-matrices.
• the correlations are updated in real time to track continually changing channel characteristics.
• the changes can stem from changes in user code correlations, which depend on the relative lag among various user multi-path components, as well as from the much faster variations of the Rayleigh-fading multi-path amplitudes.
• the relative lags among multi-path components can change with a time constant, for example, of about 400 ms whereas the multi-path amplitudes can vary temporally with a time constant of, for example, 1.33 ms.
• the R-matrices are used to cancel the multiple access interference through the Multi-stage Decision-Feedback Interference Cancellation (MDFIC) technique.
• MDFIC Multi-stage Decision-Feedback Interference Cancellation
• CDMA signal source e.g., a user cellular phone, modem or other CDMA signal source, the transmitted wavefo ⁇ ns from which are processed by a base station and, more particularly, by MUD processing card 118.
• each physical user is considered to be composed of a one or more virtual users and, more typically, a plurality of virtual users.
• a virtual user is deemed to "transmit" a single bit per symbol period, where a symbol period can be, for example, a time duration of 256 chips (1/15 ms).
• the number of virtual users, for a given physical user is equal to the number of bits transmitted in a symbol period.
• each physical user is associated with at least two virtual users, one of which corresponds to a Dedicated Physical Control Channel (DPCCH) and the other of which corresponds to a Dedicated Physical Data Channel (DPDCH).
• DPCCH Dedicated Physical Control Channel
• DPDCH Dedicated Physical Data Channel
• Other embodiments may provide for a single virtual user per physical user, as well, of course, to three or more virtual users per physical user.
• SF Spreading Factor
• the waveform transmitted by the rth physical user can be written as:
• t is the integer time sample index
• N is the number of samples per chip
• w e ⁇ e ⁇ k ⁇ c if the kth virtual user is a control channel andy ⁇ — ⁇ d if the /th virtual user is a data channel.
• the multipliers /? c andy5 d are utilized to select the relative amplitudes of the control and data chan- nels. In the illustrated embodiment, at least one of the above constants equals 1 for any given symbol period, m.
• the waveform sk[t] which is herein referred to as the transmitted signature waveform for the kth virtual user, is generated by the illustrated system by passing the spread code sequence ck[n] through a root-raised-cosine pulse shaping filter h[t].
• the code ck[n] retains a length of 256, but only ⁇ k of these 256 elements are non-zero, where ⁇ k is the spreading factor for the kth virtual user.
• the non-zero values are extracted from the code C ch 256 64 [n]-s sh [n].
• the baseband received signal can be written as:
• wftj is receiver noise
• ⁇ [t] is the channel-corrupted signature waveform for virtual user k
• L is the number of multipath components
• a k are the complex multipath amplitudes.
• the amplitude ratios/ ⁇ are incorporated into the amplitudes a k ,. Ifk and are two virtual users that correspond to the same physical user then, aside from scaling factors ⁇ k and ⁇ p ,a k , and ⁇ , are equal. This is due to the fact that the signal waveforms of all virtual users corresponding to the same physical user pass through the same channel.
• the waveform s k [t] represents the received signature waveform for the k th virtual user, and it differs from the transmitted signature waveform given in Equation (2) in that the root-raised-cosine pulse hftj is replaced with the raised-cosine pulse gftj.
• the received signal that has been match-filtered to the chip pulse is also match-filtered in the illustrated embodiment to the user code sequence in order to obtain detection statistic, herein referred to as * v k, , J for the & th virtual user. Because there are K v codes 7 , there are K v such detection statistics. For each virtual user, the detection statistics can be collected into a column vector yfmj whose m th entry corresponds to the m th symbol period. More particularly, the matched filter output yfmj for the t" 1 virtual user can be written as:
• Equation (5) Determination of the R-matrix elements defined by Equation (5) above can be divided into two or more separate calculations, each having an associated time constant or period of execution corresponding to a time constant or period during which a corresponding characteristic of the user waveforms are expected to change in real time.
• three sets of calculations are employed as reflected in the following equations:
• the r-matrix whose elements vary with the slowest time constant, represents the user code correlations for all values of offset m.
• the total memory requirement for storing the r-matrix elements is 21 Mbytes based on two bytes (e.g., the real and imaginary parts) per element.
• the r-matrix matrix is updated only when new codes associated with new users are added to the system.
• the r-matrix is effectively a quasi-static matrix, and thus, its computational requirements are minimal.
• the selection of the most efficient method for calculating the r-matrix elements depends on the non-zero length of the codes. For example, the non-zero length of the codes in case of high data-rate users can be only 4 chips long. In such a case, a direct convolution, e.g., convolution in the time domain, can be the most efficient method of calculating the elements of the r-matrix. For low data-rate users, it may be more efficient to calculate the elements of the r-matrix by utilizing Fast Fourier Transforms (FFTs) to perform convolutions in the frequency domain.
• FFTs Fast Fourier Transforms
• the C-matrix elements are calculated by utilizing the r-matrix elements.
• the C-matrix elements need to be calculated upon occurrence of a change in a user's delay lag (e.g., time-lag). For example, consider a case in which each multi-path component changes on average every 400 ms, and the length of the g[] function is 48 samples. In such a case, assuming an over-sampling by four, then forty-eight operations per element need to be performed (for example, 12 multiple accumulations, real x complex, for each element).
• a total of (1.5)(2)K v LN v elements need to be calculated.
• the factor two arises based on the fact that both rows and columns need to be updated.
• the C-matrices are then utilized to calculate the R-matrices. More particularly, the ele- ments of the R-matrix can be obtained as follows by utilizing Equation (6) above:
• the update rate is selected to be 1.33 msec.
• Figure 14 presents a graph that depicts the change in the MUD efficiency versus user velocity for an update rate of 1.33 msec, which corresponds to two WCDMA time slots.
• This graph indicates that the MUD efficiency is high for users having velocities that are less than about 100 km/h.
• the graph further shows that the interference corresponding to fast users is not canceled as effectively as the interference corresponding to slow users.
• the total MUD efficiency is an average of the MUD efficiency for the range of user velocities.
• the calculations can be performed, for example, in 16-bit fixed point math.
• the total processing requirement can be 3.60 GOPS.
• the matched-filter outputs can be obtained from the above Equation (5) as follows:
• the R-matri- ces are assumed to be constant over this period.
• the sign detector in Equation (10) above can be replaced by a hyperbolic tangent detector to improve performance under high input BER.
• a hyperbolic tangent detector has a single slope parameter which varies from one iteration to another.
• the three R-matrices (R[-l], R[0] and R[l]) are each K v x K v in size. Hence, the total number of operation per iteration is 6K v 2 .
• Computational complexity is markedly reduced if a threshold parameter is set such that IC is performed only for those ⁇ y,[mj ⁇ below the threshold. If is large, there is little doubt as to the sign of bfmj, and IC need not be performed.
• the value of the threshold parameter can be variable from stage to stage.
• the C-matrix elements are utilized to calculate the R-matrices, which in turn are employed by an MDF Interference Cancellation routine.
• the C-matrix elements can be calculated by utilizing different techniques, as described elsewhere herein. In one approach, the C-matrix elements are calculated directly whereas in another approach the C-matrix elements are computed from the r-matrix elements, as discussed in detail below and illustrated elsewhere herein.
• each C-matrix element can be calculated as a dot product between the kth user's waveform and the 1th user's code stream, each offset by some multipath delay.
• each time a user's multipath profile changes all the C-matrix elements associated with the changed profile need to be recalculated.
• a user's profile can change very rapidly, for example, every 100 msec or faster, thereby necessitating frequent updates of the C-matrix elements.
• Such frequent updates of the C-matrix elements can give rise to a large amount of overhead associated with computations that need to be performed before obtaining each dot product.
• obtaining the C-matrix elements by the above approach may require dedicating an entire processor for performing the requisite calculations.
• Another approach according to the teachings of the invention for calculating the C- matrix elements pre-calculates the code correlations up-front when a user is added to the system.
• the calculations are performed over all possible code offsets and can be stored, for example, in a large array (e.g., approximately 21 Mbytes in size), herein referred to as the T- matrix.
• This allows updating C-matrix elements when a user's profile changes by extracting the appropriate elements from the Gamma matrix and performing minor calculations. Since the T- matrix elements are calculated for all code offsets, FFT can be effectively employed to speed up the calculations. Further, because all code offsets are pre-calculated, rapidly changing multipath profiles can be readily accommodated.
• This approach has a further advantage in that it minimizes the use of resources that need to be allocated for extracting the C-matrix elements when the number of users accessing system is constant.
• R-matrix elements can be given in terms of the C-matrix elements as follows:
• C ]k ,[m '] is a five-dimensional matrix of code correlations. Both / and k range from 1 to K v , where K v is the number of virtual users.
• the indices q and q ' range from 1 to L, representing the number of multipath components, which in this exemplary embodiment is assumed to be 4.
• the symbol period offset m ' ranges from -1 to 1.
• the following symmetry property of the C- matrix elements can be utilized to halve the storage requirement, for example, in this case to 1.92 MB:
• each element of C ]k ,[m '] is formed as a complex dot product between a code vector c ; and a waveform vector s k ,.
• the length of the code vector is 256.
• the waveform sft herein referred to as the signature waveform for the kth virtual user, is generated by applying a pulse-shaping filter gftj to the spread code sequence c k [n] as follows:
• Equations (11) and (13) the calculation of the C-matrix elements can be expressed directly in terms of the user code correlations. These correlations can be calculated up front and stored, for example, in SDRAM.
• the C-matrix elements expressed in terms of the code correlations T lk [m] are:
• the method of the invention efficiently calculates the range of m values for which g[mN c + ⁇ ] is non-zero as described below.
• L is divisible by 2N , and L /(2N ) is a system constant.
• the calculation of the C-matrix elements typically requires a small subset of the T matrix elements.
• the T matrix elements can be calculated for all values of m by utilizing Fast Fourier Transform (FFT) as described in detail below.
• FFT Fast Fourier Transform
• the r-matrix elements can be represented as a convolution. Accordingly, the FFT convolution theorem can be exploited to calculate the r-matrix elements. From the above Equation (14), the r-matrix elements are defined as follows:
• the streams are zero-padded to fill up the interval, if needed.
• lk [m] can be calculated for all values of m by utilizing FFT. Based on the analysis presented above, many of these values will be zero for high data rate users. In this exemplary embodiment, only the non-zero values are stored in order to conserve storage space. The values of m for which lk [m] is non-zero can be determined analytically, as described in more detail below and illustrated elsewhere herein.
• the index j t for the /th virtual user is defined such that cfn] is non-zero only over the interval n - j,N, : j,N, +N,-l.
• m m _ 2 N,-l-j k N k +j l N l (25)
• the table below provides the number of bytes per l,k virtual-user pair based on 2 bytes per element - one byte for the real part and one byte for the imaginary part.
• the r-matrix data can be addressed, stored, and accessed as described below.
• an array structure is created to access the data, as shown below:
• the C-matrix data can then be retrieved by utilizing the following exemplary algorithm:
• Another method for calculating the r-matrix elements herein referred to as the direct method, performs a direct convolution, for example, by employing the SALzconvx function, to compute these elements.
• This direct method is preferable when the vector lengths are small.
• the table below provides exemplary timing data based on a 400 MHz PPC7400 with 16 MHz, 2 MB L2 cache, wherein the data is assumed to be resident in LI cache. The performance loss for L2 cache resident data is not severe.
• FFT can also be utilized for calculating the r-matrix elements.
• the time required to perform a 512 complex FFT, with in-place calculation, on a 400 MHz PPC7400 with 16 MHz, 2 MB L2 cache is 10.94 ⁇ s for LI resident data.
• a complex vector multiplication of length 512 needs to be performed prior to performing the final FFT. Exemplary timings for this computation are provided in the following table:
• timing data for moving data between memory and the processor is provided in the following table:
• Figure 16 illustrates the r-matrix elements that need to be calculated when a new physical user is added to the system. Addition of a new physical user to the system results in adding 1 + J virtual users to the systems: that is, 1 control channel + J- 256/SF data channels.
• the number K v represents the number of initial virtual users.
• J(K + 1) + J(J+ l)/2 elements added as a result of increase in the number of the data channels.
• the total number of elements added is then (J+ l)[K v + 1 + J/2].
• the total number of FFTs to be performed is (J+ 1) + (J+ 1)[K V + 1 + J/2].
• the first term represents the FFTs to transform cfn]
• the second term represents the (J+ ⁇ )[K v + 1 + J/2] inverse FFTs of FFT ⁇ c n/ ⁇ *FFT ⁇ c, * / «/ ⁇ .
• the time to perform the complex 512 FFTs can be, for example, 10.94 ⁇ s
• the second case which represents a more demanding scenario, arises when a single 384 Kbps data user is added while a number of users are accessing the system.
• the r-matrix elements are calculated via convolutions.
• the SAL zconvx function is utilized to perform the following convolution:
• N mjn min ⁇ N p N ⁇ complex macs (cmacs) need to be performed.
• GOPs 1500 ops/ ⁇ s. The time required to perform the convolutions is presented in the table below
• accesses to SDRAM may be performed at about 50% efficiency so that the required time is about 0.24 ⁇ s.
• all the m ', q and q ' values are typically contained in 4 cache lines.
• 4K v cache lines need to be read, thereby requiring 32K v clocks, where the number of clocks has been doubled to account for the 50% efficiency in accessing the SDRAM.
• addition of J+ 1 virtual users to the system at a time requires 32K v (J+ 1) clocks.
• the present industry standard hold time t h for a voice call is 140 s.
• data users presumably will be added to the system more infrequently than voice users.
• such changes should occur at a rate of about 1 per 100 ms per physical user. This equates to about once per 1.33 ms processing interval, if there are 100 physical users. Hence, approximately 37.3 ⁇ s will be required every 1.33 ms.
• data users will have lower mobility and hence such changes should occur infrequently.
• Data users are typically added to the system more infrequently than voice users.
• the C-matrix elements are packed in memory every time a new user is added to or deleted from the system, and every time a new user becomes
• the T-matrix represents the correlation between the complex user codes.
• the complex code for user / is assumed to be infinite in length, but with only N non-zero values.
• T-matrix can be represented in terms of the real and imaginary parts of the complex user codes as follows: T lk [m ' ] ⁇ —- ⁇ c l [n]-c k [n-m]
• ⁇ indicates modulo-2 addition (or logical XOR).
• Figures 17, 18 and 19 illustrate exemplary hardware configurations for computing the functions M lk [m] and N /A [m] for calculating the r-matrix elements.
• the remaining calculations for obtaining the r-matrix elements can be performed in software, or hardware. In this exemplary embodiment, these remaining calculations are performed in software.
• Figure 17 shows a register having an initial configuration subsequent to loading a code and a mask sequences.
• Figure 18 depicts a logic circuit for performing the requisite boolean functions.
• Figure 19 depicts the configuration of the register after implementing a number of shifts.
• the T lk [m] elements are calculated for all 512 shifts. However, not all of these shifts are needed. Thus, it is possible to reduce the number of calculations per r ft [m] elements by calculating only those elements that are needed.
• a single processor is utilized for performing the C-matrix calculations whereas a plurality of processors, for example, three processors, are employed for the R-matrix calculations, which are considerably more complex.
• a load balancing method is described that calculates optimum R-matrix partitioning points in normalized virtual user " space to provide an equal, and hence balanced, computational load per processor. More particularly, it is shown that a closed form recursive solution exists that can be solved for an arbitrary number of processors.
• the optimization problem can be formulated as an equal area problem, where the solution results in equal partition areas. Since the major dimensions of the R-matrices are given in terms of the number of active virtual users, the solution space for the optimization problems ⁇ can be defined in terms of the number of virtual users per processor. It is clear to those skilled in the art that the solution can be applicable to an arbitrary number of virtual users by normalizing the solution space by the number of virtual users.
• the computations of the R(l)/R(-1) matrix can be represented by a square HJKM while the computations of the R(0) matrix can be represented by a triangle ABC. From elementary geometry, the area of a rectangle of length b and height h is given by:
• A provides the area of a region below a given partition line.
• a 2 provides the area within the rectangle HQRM plus the region within triangle AFG.
• the difference in the area of successive partition regions is employed to form a cost function. More particularly,
• the table below illustrates the normalized partition values of two, three, and four processors.
• the number of active virtual users is multiplied by the corresponding table entries. Since a fraction of a user can not be allocated, a ceiling operation can be performed that biases the number of virtual users per processor towards the processors whose loading function is less sensitive to perturbations in the number of users
• the above methods for calculating the R-matrix elements can be implemented in hardware and/or software as illustrated elsewhere herein.
• the above calculations are performed by utilizing a single card that is populated with four Power PC 7410 processors.
• These processors employ the AltiNec SIMD vector arithmetic logic unit which includes 32 128-bit vector registers. These registers can hold either four 32-bit float, or four 32-bit integers, or eight 16-bit shorts, or sixteen 8-bit characters.
• Two vector SIMD operations can be performed by clock.
• the clock rate utilized in this embodiment is 400 Mz, although other clock rates can also employed.
• Each processor has 32 KB of LI cache and 2 MB of 266 MHz L2 cache.
• the maximum theoretical performance level of these processors is 3.2 GFLOPS, 6.4 GOPS (16-bit), or 12.8 GOPS (8-bit).
• a combination of floating-point, 16-bit fixed-point and 8-bit fixed- point calculations are utilized.
• the calculation of the C-matrix elements are performed by a single processor 220.
• the calculation of the R-matrix elements are divided among three processors 222, 224, and 226.
• a RACE++ 266 MB/sec 8-port switched fabric 228 interconnects the processors. The high bandwidth of the fabric allows transfer of large amounts of data with minimal latency so as to provide efficient parallelism of the four processors.
• Vector processing is beneficially employed, in one embodiment of the invention, to speed calculations performed by the processor card of Figures 2 and 3.
• the AltiVecTM vector processing resources (and, more particularly, instruction set) of the Motorola PowerPC 7400 processor used in node processors 228 are employed to speed calculation of the R-matrix.
• These processors include a single-instruction multiple-data (SIMD) vector arithmetic logic unit which includes 32 128-bit input vector units. These units can hold either four 32-bit integers, or eight 16-bit integers, or even sixteen 8-bit integers.
• SIMD single-instruction multiple-data
• the clock rate utilized in this embodiment is 400 Mz, although other clock rates can be also employed.
• vector processing resources can be used in addition or instead. These can include SIMD coprocessors or node processors based on other chip sets, to name a few.
• vector processing resources can include SIMD coprocessors or node processors based on other chip sets, to name a few.
• the techniques described below can be applied to calculating other matrices of the type described previously as well, more generally, to other calculations used for purposes of CDMA and other communications signal processing.
• a mapping vector is utilized to create a mapping between each physical user and its associated (or "decomposed") virtual users.
• This vector is populated during the decomposition process which, itself, can be accomplished in a conventional manner known in the art.
• the vector is used, for example, during generation of the R-matrix as described below.
• the X-matrix (see Equation (8)), is arranged such that a "strip-mining" method of the boundary elements can be performed to further increase speed and throughput.
• the elements of that matrix are arranged such that successive ones of them can be stripped to generate successive elements in the R-matrix. This permits indices to be incremented rather than calculated.
• the elements are, moreover, arranged in a buffer such that adjacent elements can be multiplied with adjacent element of the C-matrix, thereby, limiting the number of required indices to two within the iterative summation loops.
• FIG. 21 is a block diagram depicting the architecture and operation of one such node processor 228, and its corresponding vector processor 410, used in an embodiment of the invention to calculate the R-matrix 428 using integer representations of the C-matrix 424 and waveform amplitudes 426.
• the vector processor 410 can used to process matrices containing hundreds or thousands of elements.
• the illustrated node processor 228 is configured via software instructions to execute a floating point to integer transformation process 406 and an integer to floating point transformation process 412, well as to serve as a vector processor 410.
• a floating point to integer transformation process 406 and an integer to floating point transformation process 412, well as to serve as a vector processor 410.
• the relationship and signalling between these modes is depicted in the drawing.
• one or more code-division multiple access (CDMA) waveforms or signals transmitted, e.g., from a user cellular phone, modem or other CDMA signal source are decomposed into one or more virtual user waveforms.
• the virtual user is deemed to "transmit" a single bit per symbol period of that received CDMA waveform.
• each of the virtual user waveforms is processed according to the methods and systems described above.
• waveform processing is performed using floating-point math, e.g., for generating the gamma-matrix, C-matrix, R-matrix, and so on, all in the manner described above.
• integer math is performed on the vector processor 410, taking advantage of block-floating point representation of the operands. This speeds waveform processing, albeit at the cost of accuracy.
• a balance is achieved by through use of 16-bit block-floating point representation, e.g., in lieu of conventional 32-bit floating-point represen- tations.
• block-floating representations of other bit widths could be used instead, depending on implementation requirements.
• the C-matrix 424 is generated by the node processor 228 as described above, and is stored in memory accordingly in a floating-point representation, e.g., C 0 401, C j 402, and so on. Further, the amplitudes 426 are stored in memory as floating-point representations. Both sets of representations are transformed into floating-block format via a transformation process 406 which generates a common exponent 414 and a 16-bit integer for each operand.
• the transformation process 416 stores two integers in each word, e.g., C 0 408a, C, 408b, and a 0 409a, a, 409b, and the corresponding block exponent 414.
• the transformation process 414 can be performed via special purpose function or through use of extensions to the C programming language, as can be seen in a programming listing that is further described.
• the integers stored in memory, e.g., 408, 409, are moved by the transformation process 406 to the vector processor 410 for processing.
• the vector processor 410 includes two input vector units 416, 418, an output vector unit 420, and an arithmetic processor 422. Each vector unit is 128-bits in length, hence, each can store eight of the 16-bit integer operands.
• the arithmetic processor 422 has a plurality of operating elements, 422a through 422c.
• Each of the operating element 422a through 422c applies functionality to a set of operands stored in the input vector units 416, 418, and stores that processed data in the output vector 420.
• the operating element 422a performs functionality on operands C 0 416a and a 0 418a and generates R 0 420a.
• the arithmetic processor 422 can be programed via C programming instructions, or by a field programmable gate array or other logic.
• vector processor 410 includes two input vector units 416, 418, in other embodiments it can have numerous vector units, that can be loaded with additional C-matrix and complex amplitude representations at the same time. Further, the operands can be stored in a non-sequential order to accommodate increased throughput via storing operands according to a first-used order.
• One way to program the arithmetic processor 422 is through extensions to a high level programming language.
• One such program, written in C, suitable for instruction the vector processor 422 to generate the R-matrix is as follows:
• Rl_tC ⁇ ls (tot_virt_users + RJMATRIX_ALIGN_MASK) & ⁇ RJMATRI _ALIGNJMASK;
• PHYSICAL USERS (ASSIGNED TO THIS PROCESSOR) */ gen_X_row ( /* FIND C CODE THAT PERTAINS TO THIS */ mpathl_bf , mpath2_bf , X_bf , i, tot_phys_users / ;
• R0_tcols Rl_tcols - ( (RO_skipped_virt_users + 1) &
• R0_align ( (RO_skipped_virt_users + 1) & R_MATRIX_ALIGN_MASK) + 1; gen_R__matrices (
• R ⁇ _lo er_bf + R ⁇ _tcols
• R ⁇ _upper_bf + R ⁇ _tcols
• R0_tcols Rl_tcols - (R ⁇ _skipped_virt_users & ⁇ R_MATRIX_A IGN_MASK) ;
• R0_align (RO_skipped_virt_users & R_MATRIX_ALIGN_MASK) + 1; gen_R_matrices (
• out_mpathlp mpathl_bf + (phys_index * NUM_FINGERS)
• a transformation process 412 transforms the block-floating representations stored in the output vector unit 420 into floating point representations and stores those to a memory 428.
• the R-matrix elements stored in the output vector unit 420 are transformed into floatingpoint representations, which can then be used in the manner described above for estimating symbols in the physical user waveforms.
• sufficient throughput can be achieved with necessary accuracy using a vector processor 410 applying integer math on 16-bit block-floating integers.
• different block-floating sizes can be used depending on such criteria as the number of users, speed of the processors, and necessary accuracy of the symbol estimates, to name a few.
• like methods and logic described can be used to generate other matrices (e.g., the gamma-matrix and the C-matrix) and to perform other calculations within the illustrated embodiment.
• the processors could be of makes and manufactures and/or the boards can be of other physical designs, layouts or architectures.
• the FPGAs and other logic devices can be software or vice versa.
• the illustrated embodiments decomposes physical user waveforms to virtual user waveforms, the mechanisms described herein can be applied, as well, without such decomposition, and that, accordingly, the terms "waveform” or "user waveform” should be treated as referring to either physical or virtual waveforms unless otherwise evident from context.

Priority Applications (1)

Applications Claiming Priority (6)

Publications (2)

Family

ID=27402761

Family Applications (2)

Family Applications Before (1)

Country Status (4)

Families Citing this family (82)

Citations (1)

Family Cites Families (168)

• 2002
  • 2002-03-14 AU AU2002250356A patent/AU2002250356A1/en not_active Abandoned
  • 2002-03-14 US US10/098,628 patent/US7164706B2/en active Active
  • 2002-03-14 US US10/099,906 patent/US7177344B2/en active Active
  • 2002-03-14 WO PCT/US2002/008106 patent/WO2002073937A2/en not_active Application Discontinuation
  • 2002-03-14 US US10/099,923 patent/US7110431B2/en not_active Expired - Lifetime
  • 2002-03-14 US US10/099,918 patent/US7327780B2/en not_active Expired - Fee Related
  • 2002-03-14 US US10/099,916 patent/US7203221B2/en not_active Expired - Lifetime
  • 2002-03-14 WO PCT/US2002/007783 patent/WO2002073230A2/en not_active Application Discontinuation
  • 2002-03-14 US US10/099,543 patent/US7139306B2/en active Active
  • 2002-03-14 US US10/099,546 patent/US7218668B2/en not_active Expired - Lifetime
  • 2002-03-14 US US10/099,912 patent/US7453922B2/en active Active
  • 2002-03-14 US US10/099,471 patent/US7099374B2/en not_active Expired - Lifetime
  • 2002-03-14 US US10/099,536 patent/US7248623B2/en active Active
  • 2002-03-14 US US10/099,883 patent/US7110440B2/en not_active Expired - Lifetime
  • 2002-03-14 US US10/099,889 patent/US7110437B2/en not_active Expired - Lifetime
  • 2002-03-14 US US10/099,545 patent/US7210062B2/en not_active Expired - Lifetime
• 2003
  • 2003-09-12 NO NO20034058A patent/NO20034058D0/no unknown
  • 2003-09-12 NO NO20034057A patent/NO20034057D0/no unknown

Patent Citations (1)

Also Published As

Similar Documents

Legal Events