WO2001018867A1 - Optoelektronische mikroelektronikanordnung - Google Patents

Optoelektronische mikroelektronikanordnung Download PDF

Info

Publication number
WO2001018867A1
WO2001018867A1 PCT/DE2000/003073 DE0003073W WO0118867A1 WO 2001018867 A1 WO2001018867 A1 WO 2001018867A1 DE 0003073 W DE0003073 W DE 0003073W WO 0118867 A1 WO0118867 A1 WO 0118867A1
Authority
WO
WIPO (PCT)
Prior art keywords
mesa
conduction type
zone
region
diode part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/DE2000/003073
Other languages
German (de)
English (en)
French (fr)
Inventor
Thomas Schulz
Wolfgang RÖSNER
Lothar Risch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to JP2001522591A priority Critical patent/JP3836026B2/ja
Publication of WO2001018867A1 publication Critical patent/WO2001018867A1/de
Priority to US10/093,320 priority patent/US6553157B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F30/00Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors
    • H10F30/20Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/40Optical elements or arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/10Integrated devices
    • H10F39/103Integrated devices the at least one element covered by H10F30/00 having potential barriers, e.g. integrated devices comprising photodiodes or phototransistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F99/00Subject matter not provided for in other groups of this subclass

Definitions

  • the present invention relates to an optoelectronic microelectronic arrangement according to the preamble of patent claim 1 and a method for its production according to patent claim 7.
  • a silicon substrate 10 of one conduction type with weak doping for example of the p-conduction type, trench isolations 11, 12 are provided for isolation against electronic functional units, such as the above-mentioned MOS transistors, in which it can be so-called STI areas (shallow trench isolation) with silicon dioxide.
  • STI areas shallow trench isolation
  • a zone 13 of one conduction type, that is to say of the p-conduction type, and a zone 14 of the opposite conduction type, that is to say of the n-conduction type are provided, which in comparison to the doping concentration of the substrate 10 have a large doping concentration.
  • weak doping used above for substrate doping therefore means a low doping concentration compared to the doping concentration of zones 13 and 14. Between zones 13 and 14 there is therefore a weakly doped zone 15, which are also referred to in practice as an intrinsic zone can. If, as usual, a low doping concentration is marked with a minus and a large doping concentration with a plus sign, the result is, for the types of conduction given above for the substrate 10 and the zones 13 and 14, an optoelectronically active diode part of the zone sequence p + zone 13-, p ⁇ - zone 15 - and n + zone 14 -.
  • an optical waveguide 16 which can consist, for example, of silicon oxide nitride / silicon dioxide.
  • a photodiode of the type explained above represents a lateral or planar diode.
  • the area of the optoelectronically active diode part must be as large as possible when viewed in the direction of the material.
  • planar photodiodes require a comparatively large chip area in an integrated system, as a result of which the integration density is impaired.
  • MOS transistors with ever shorter channel lengths.
  • the resulting chip area is then at least partially nullified by planar photodiodes. This is particularly economical
  • DE 26 24 436 A1 shows a photodiode structure in which, in order to improve the coupling of light, a structure protruding from a substrate is formed in the form of a mesa. The light couples into the mesa with a vertical component, so that the degree of coupling is increased. The mesa is formed in an epitaxial layer.
  • a comparable photodiode structure is shown in DE 39 20 219 C2.
  • the present invention is based on the object of specifying a photodiode structure which saves chip area in relation to a predetermined light yield and which, moreover, has MOS-
  • a process for preparing a elec tronic ⁇ microelectronic assembly according to the invention is subject matter of patent claim 7. Further developments of the inventive concept with regard to the arrangement are the subject of corresponding subclaims.
  • FIG. 2A shows a first embodiment of a vertical photodiode in cross section
  • FIG. 2B shows a part of a layout of the vertical photodiode according to FIG. 2A;
  • FIG. 3 shows a second embodiment of a vertical photodiode in cross section
  • FIG. 4 shows an embodiment of a vertical MOS field-effect transistor to explain the production possibilities of optoelectronic microelectronic arrangements with such transistors and vertical photodiodes.
  • a region 21 of a conduction type is formed in a silicon substrate 20 by a trough.
  • a region 21 of a conduction type preferably of the n-conduction type, is formed in a silicon substrate 20 by a trough.
  • zones 24, 25 of one conduction type with a high doping concentration compared to the doping concentration of the well region 21 are provided in the substrate 20 within the trench insulation 22, 23. Starting from a well region 21 with an n-line type, these are then zones of the n + line type .
  • a vertical photodiode Essential for the formation of a vertical photodiode is the formation of a mesa 26, which has been prepared from the substrate 20 and is perpendicular to it, and thus has the same conductivity type and the same doping concentration as the well region 21.
  • a zone 27 is provided with a line type opposite to the conductivity type of the well region and a comparatively high doping concentration. Starting again from a well region 21 with an n-line type, it is then a zone 27 of the p + line type.
  • the zones 24, 25 (this may be also a single coherent zone act) formed the zone of the mesa 26 below the zone 27 so ⁇ as the zone 27th So it is assumed that the trays ⁇ area 21 can be considered as intrinsic region, there is a pin diode structure.
  • Zone 27 also use a silicide layer, which creates a Schottky diode structure.
  • a barrier layer is thus formed by the zone or layer 27.
  • the mesa 26 is surrounded by an optical waveguide 28 which, as stated above, can consist of silicon oxide nitride / silicon dioxide.
  • This optical waveguide 28 is provided on the substrate 20, preferably on an optical coating layer 32, on an oxide.
  • the coupling of light from the optical waveguide 28 into the optoelectronically active diode part in the area of the zone of the mesa 26 below the zone 27 is schematically indicated by an arrow 33.
  • the photodiode structure is completed by electrical contacts 29 and 30 for zone 27 and zones 24 and 25, respectively.
  • a passivation 31 shown in broken lines, is provided, which can be oxides and / or nitrides.
  • Diode part Light is thus Kitkop over the vertical side wall of the mesa in the opto-electronically active diode part ⁇ pelt.
  • the desired large light coupling into the optoelectronically active diode part is decoupled from undesired light coupling via the substrate.
  • two highly doped zones 44, 45 of different conduction types are provided, which extend from the trough region 21 below the mesa 26 along its edge. If it is again assumed that the well region 21 is of the n-line type, the zone 44 is of the n + line type and the zone 45 is of the p + line type .
  • the mesa 26 is preferably surrounded by a hatched optical waveguide 47. From this optical waveguide 47, light is likewise coupled in via the vertical side wall of the mesa 26, which is indicated by an arrow 52. This in turn results in the favorable effects already explained with reference to the exemplary embodiment according to FIGS. 2A and 2B.
  • the photodiode according to FIG. 3 is completed by electrical contacts 48, 49 for the zones 44, 45 and passivations 51 shown in broken lines.
  • Photodiodes according to the invention of the type explained above are advantageously suitable for integration in integrated circuits with vertical MOS field-effect transistors known per se.
  • a transistor is shown schematically in FIG. 4. It also builds on a substrate 60 with a well region 61, which is of the p-type in the case of an n-channel MOS transistor. Isolation from other functional units in one integrated Circuitry is formed by trench isolations 62, 63 (STI areas).
  • STI areas trench isolations 62, 63
  • a coherent zone 64 with a conductivity type that is opposite to its conductivity type and a comparatively large doping concentration. If the tub area has a p-line type, zone 64 is of the n + line type .
  • a zone 66 is provided in a mesa 65 on its side facing away from the tub area 61, which zone is of the n + type of tubing for the tub area 61, zone 64 and the mesa 65 in the above-mentioned line types.
  • the transistor structure is completed by a spacer 67 made of polysilicon or amorphous silicon, which is insulated from the mesa substrate, contacts 68, 69 for the zones 64, 66 and passivations 70 shown in broken lines.
  • the formation of vertical photodiodes according to the invention is particularly well suited for integration in a CMOS process.
  • CMOS process When integrating optoelectronic microelectronic arrangements with MOS transistors and photodiodes in a vertical configuration, it becomes possible, for example, to reduce the number of metallization levels for electrical connections and connections if photodiodes work as receivers in optical transmission links on a chip.
  • self-adjustment techniques e.g. a spacer technology, additionally increase the integration densities if spacer thicknesses below the lithographic minimum width are used.
  • Drain regions of MOS transistors and doped zones of photodiodes can be produced by implantation techniques.
  • Oxide coating layers for photodiodes such as layers 32 and 50 according to FIGS. 2A, 2B and FIG. 3, can optionally be applied separately.
  • Optical fibers are made of a material with a suitable refractive index and structured using a mask. Finally, passivations are applied and processes such as contact hole etching, silicidation and metallization are carried out. Silicidization takes place if, instead of a doped zone 27 according to FIG. 2A, a silicide layer is used to form a Schottky diode.
  • optoelectronic ⁇ specific materials are in addition to silicon and dacarochode in question.

Landscapes

  • Light Receiving Elements (AREA)
  • Element Separation (AREA)
  • Solid State Image Pick-Up Elements (AREA)
PCT/DE2000/003073 1999-09-07 2000-09-06 Optoelektronische mikroelektronikanordnung Ceased WO2001018867A1 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2001522591A JP3836026B2 (ja) 1999-09-07 2000-09-06 フォトダイオード
US10/093,320 US6553157B2 (en) 1999-09-07 2002-03-07 Optoelectronic microelectronic system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19942692.9 1999-09-07
DE19942692A DE19942692B4 (de) 1999-09-07 1999-09-07 Optoelektronische Mikroelektronikanordnung

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/093,320 Continuation US6553157B2 (en) 1999-09-07 2002-03-07 Optoelectronic microelectronic system

Publications (1)

Publication Number Publication Date
WO2001018867A1 true WO2001018867A1 (de) 2001-03-15

Family

ID=7921097

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2000/003073 Ceased WO2001018867A1 (de) 1999-09-07 2000-09-06 Optoelektronische mikroelektronikanordnung

Country Status (5)

Country Link
US (1) US6553157B2 (enExample)
JP (1) JP3836026B2 (enExample)
KR (1) KR100443685B1 (enExample)
DE (1) DE19942692B4 (enExample)
WO (1) WO2001018867A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002093652A1 (de) * 2001-05-14 2002-11-21 Infineon Technologies Ag Über einem substrat angeordnete struktur einer integrierten schaltungsanordnung
JP2005191401A (ja) * 2003-12-26 2005-07-14 Hamamatsu Photonics Kk 半導体受光素子

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2365499C (en) 2000-12-26 2011-02-15 National Research Council Of Canada High speed and high efficiency si-based photodetectors using waveguides formed with silicides for near ir applications
US7010208B1 (en) * 2002-06-24 2006-03-07 Luxtera, Inc. CMOS process silicon waveguides
US8682116B2 (en) 2007-08-08 2014-03-25 Infineon Technologies Ag Integrated circuit including non-planar structure and waveguide
KR101419802B1 (ko) * 2010-09-09 2014-07-17 한국전자통신연구원 광전 소자 및 그를 구비한 마흐-젠더 광변조기
US10666353B1 (en) * 2018-11-20 2020-05-26 Juniper Networks, Inc. Normal incidence photodetector with self-test functionality
US10739622B2 (en) 2018-12-28 2020-08-11 Juniper Networks, Inc. Integrated optoelectronic device with heater

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4970386A (en) * 1989-06-22 1990-11-13 Westinghouse Electric Corp. Vertical FET high speed optical sensor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2624436C2 (de) * 1976-06-01 1982-11-04 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Lichtwellenleiter mit integriertem Detektorelement
US4744623A (en) * 1985-10-16 1988-05-17 The Trustees Of Columbia University In The City Of New York Integrated fiber optic coupler for VHSIC/VLSI interconnects
DE3920219A1 (de) * 1989-06-21 1991-01-10 Licentia Gmbh Betrieb eines optischen detektors bzw. optischer detektor geeignet fuer diesen betrieb
JP2910696B2 (ja) * 1996-09-20 1999-06-23 日本電気株式会社 半導体光検出器
US6387720B1 (en) * 1999-12-14 2002-05-14 Phillips Electronics North America Corporation Waveguide structures integrated with standard CMOS circuitry and methods for making the same
US6392257B1 (en) * 2000-02-10 2002-05-21 Motorola Inc. Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4970386A (en) * 1989-06-22 1990-11-13 Westinghouse Electric Corp. Vertical FET high speed optical sensor

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
ADAMS S ET AL: "Electrooptical coupling of waveguides and VLSI circuits integrated on one silicon chip", EUROPEAN OPTICAL COMMUNICATIONS AND NETWORKS. TENTH ANNUAL EFOC/LAN '92 CONFERENCE. PROCEEDINGS. PAPERS ON FIBRE OPTIC COMMUNICATIONS, PARIS, FRANCE, 24-26 JUNE 1992, 1992, Boston, MA, USA, IGI Europe, USA, pages 92 - 95, XP000981318, ISBN: 3-905084-06-6 *
DOMINGUEZ C ET AL: "Photosensor and optical waveguide coupling in silicon technology", SENSORS AND ACTUATORS A,CH,ELSEVIER SEQUOIA S.A., LAUSANNE, vol. 62, no. 1-3, 1 July 1997 (1997-07-01), pages 524 - 528, XP004119681, ISSN: 0924-4247 *
FULLIN E ET AL: "CMOS-BASED TECHNOLOGY FOR INTEGRATED OPTOELECTRONICS: A MODULAR APPROACH", TECHNICAL DIGEST OF THE INTERNATIONAL ELECTRON DEVICES MEETING,US,NEW YORK, IEEE, vol. MEETING 40, 22 October 1995 (1995-10-22), pages 527 - 530, XP000585548, ISBN: 0-7803-2112-X *
HILLERINGMANN U ET AL: "OPTOELECTRONIC SYSTEM INTEGRATION ON SILICON: WAVEGUIDES, PHOTODETECTORS, AND VLSI CMOS CIRCUITS ON ONE CHIP", IEEE TRANSACTIONS ON ELECTRON DEVICES,US,IEEE INC. NEW YORK, vol. 42, no. 5, 1 May 1995 (1995-05-01), pages 841 - 846, XP000500494, ISSN: 0018-9383 *
RISCH L ET AL: "VERICAL MOS TRANSISTORS WITH 70NM CHANNEL LENGTH", IEEE TRANSACTIONS ON ELECTRON DEVICES,US,IEEE INC. NEW YORK, vol. 43, no. 9, 1 September 1996 (1996-09-01), pages 1495 - 1498, XP000636266, ISSN: 0018-9383 *
SOOLE J B D ET AL: "FAST HIGH-EFFICIENCY INTEGRATED WAVEGUIDE PHOTODETECTORS USING NOVEL HYBRID VERTICAL/BUTT COUPLING GEOMETRY", APPLIED PHYSICS LETTERS,US,AMERICAN INSTITUTE OF PHYSICS. NEW YORK, vol. 61, no. 1, 6 July 1992 (1992-07-06), pages 13 - 15, XP000280639, ISSN: 0003-6951 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002093652A1 (de) * 2001-05-14 2002-11-21 Infineon Technologies Ag Über einem substrat angeordnete struktur einer integrierten schaltungsanordnung
JP2005191401A (ja) * 2003-12-26 2005-07-14 Hamamatsu Photonics Kk 半導体受光素子

Also Published As

Publication number Publication date
US6553157B2 (en) 2003-04-22
JP3836026B2 (ja) 2006-10-18
DE19942692A1 (de) 2001-04-12
US20020110329A1 (en) 2002-08-15
KR100443685B1 (ko) 2004-08-09
JP2004500704A (ja) 2004-01-08
KR20020030105A (ko) 2002-04-22
DE19942692B4 (de) 2007-04-12

Similar Documents

Publication Publication Date Title
DE69111929T2 (de) Halbleiteranordnung auf einem dielektrischen isolierten Substrat.
DE68925116T2 (de) In gemischter Technologie hergestellte integrierte Schaltung mit CMOS-Strukturen und leistungsfähigen lateralen Bipolartransistoren mit erhöhter Early-Spannung und Herstellungsverfahren dafür
DE69315239T2 (de) VDMOS-Transistor mit verbesserter Durchbruchsspannungscharakteristik
DE69225552T2 (de) Lateraler doppel-diffundierter MOS-Transistor und Verfahren zu seiner Herstellung
DE69029942T2 (de) Verfahren zur Herstellung von MOS-Leistungstransistoren mit vertikalem Strom
DE60031221T2 (de) Photodiode für einen CMOS Bildsensor mit einem schwebenden Dotierungsbereich
DE4011276C2 (de) Feldeffekttransistor mit isoliertem Gate (IGFET) und Verfahren zu seiner Herstellung
DE69517140T2 (de) Halbleiterbauelement mit Bipolartransistor mit isolierter Gateelektrode und dessen Herstellungsverfahren
DE102020105207A1 (de) Stark dotierte vergrabene Schicht zum Reduzieren der MOSFET-AUS-Kapazität
DE2816795C2 (enExample)
EP0123093A1 (de) Schottky-Diode, integrierte Schaltung mit Schottky-Diode und Verfahren zur Herstellung derselben
DE3334337A1 (de) Verfahren zur herstellung einer integrierten halbleitereinrichtung
DE19642538A1 (de) Halbleitereinrichtung und Herstellungsverfahren derselben
DE3300986A1 (de) Mehrschichtige optische integrierte schaltung
DE19520958C2 (de) Halbleitervorrichtung mit Wannenbereichen und Verfahren zur Herstellung der Halbleitervorrichtung
DE10310537A1 (de) Halbleitervorrichtung und Verfahren zu ihrer Herstellung
DE10393858T5 (de) Integrierte Schaltkreisstruktur mit verbesserter LDMOS-Gestaltung
DE19711729A1 (de) Horizontal-Feldeffekttransistor und Verfahren zu seiner Herstellung
DE3329224C2 (de) Verfahren zur Herstellung einer Bi-CMOS-Halbleiterschaltung
DE10241156A1 (de) Verfahren zum Herstellen einer integrierten pin-Diode und zugehörige Schaltungsanordnung
DE102016202110B4 (de) Halbleiterstruktur mit Backgate-Gebieten und Verfahren für ihre Herstellung
WO2001018867A1 (de) Optoelektronische mikroelektronikanordnung
DE19540665C2 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
DE69033647T2 (de) Methode zur Herstellung einer Halbleiterstruktur für integrierte Hochleistungsschaltungen
DE69324122T2 (de) Festkörper-Bildaufnehmer mit hoher Empfindlichkeit und geringem Rauschen durch Verringerung der elektrostatischen Kapazität der Verdrahtung

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 522591

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 10093320

Country of ref document: US

Ref document number: 1020027003057

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020027003057

Country of ref document: KR

122 Ep: pct application non-entry in european phase
WWG Wipo information: grant in national office

Ref document number: 1020027003057

Country of ref document: KR