WO1998025305A1 - Procede de fabrication d'un dispositif a semi-conducteur - Google Patents

Procede de fabrication d'un dispositif a semi-conducteur Download PDF

Info

Publication number
WO1998025305A1
WO1998025305A1 PCT/JP1996/003547 JP9603547W WO9825305A1 WO 1998025305 A1 WO1998025305 A1 WO 1998025305A1 JP 9603547 W JP9603547 W JP 9603547W WO 9825305 A1 WO9825305 A1 WO 9825305A1
Authority
WO
WIPO (PCT)
Prior art keywords
chip
semiconductor device
manufacturing
dram
semiconductor
Prior art date
Application number
PCT/JP1996/003547
Other languages
English (en)
Japanese (ja)
Inventor
Toshio Miyamoto
Asao Nishimura
Koki Noguchi
Satoshi Michishita
Masashi Horiguchi
Masaharu Kubo
Original Assignee
Hitachi, Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi, Ltd. filed Critical Hitachi, Ltd.
Priority to AU10401/97A priority Critical patent/AU1040197A/en
Priority to JP52542998A priority patent/JP4025372B2/ja
Priority to PCT/JP1996/003547 priority patent/WO1998025305A1/fr
Priority to TW085116158A priority patent/TW326559B/zh
Publication of WO1998025305A1 publication Critical patent/WO1998025305A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1029—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01021—Scandium [Sc]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01055—Cesium [Cs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates to a method for manufacturing a semiconductor device in which a plurality of types of semiconductor chips are housed in a single package so that signals can be input and output from each other from an MCM (Multi Chip Module) approach.
  • One package includes a micro computer including a Central Processing Unit, a programmable nonvolatile memory such as a flash memory, and a logic LSI such as a Dynamic Random Access Memory (DRA) and an Application Specific Integrated Circuit (ASIC).
  • DRA Dynamic Random Access Memory
  • ASIC Application Specific Integrated Circuit
  • the inventor of the present invention has been working on a semiconductor device related to a system-on-chip in order to realize a DRAM on single-inline memory module (SMM) approach and a microcomputer on a flash memory / DRAM with high customer needs.
  • SMM single-inline memory module
  • a technology that accommodates multiple types of semiconductor chips in a single package from a MCM approach and enables signal input and output to and from each other. I was thinking about it.
  • the following are the technologies studied by the inventor, and their outlines are as follows: In recent years, in advanced technology fields such as multimedia, information communication, etc ..
  • Microcomputer, flash memory, DRAM, ASIC By forming such devices on a single chip, there is a growing movement to increase the data transfer speed, save space (improve packaging density), and reduce power consumption. However, if such a large variety of LSIs are to be formed on a single chip, the burden on the semiconductor manufacturing process becomes extremely large.
  • a p-type impurity (boron) is ion-implanted into the main surface of the semiconductor substrate 100 to form a p-type well 101, and then a field is formed on the surface of the p-type well 101 by the LOCOS method.
  • An oxide film 102 is formed.
  • the element formed at the left end of the figure is the MOS FET that constitutes the DRAM memory cell, and the element formed to the right is the M ⁇ S FET that constitutes the memory cell of the flash memory and the peripheral circuits of the flash memory.
  • the high-voltage M ⁇ S FET that forms part of this element, and the element formed at the right end is the MOSFET that makes up a logic LSI such as a micro computer or AS IC.
  • a logic LSI such as a micro computer or AS IC.
  • an actual LSI is mainly composed of an n-channel MOS FET and a p-channel MOS FET, but for simplicity of description, only a region for forming an n-channel MOSFET is illustrated.
  • a tunnel oxide film 103 of the flash memory is formed.
  • the thickness of the tunnel oxide film 103 is set to about 8 to 13.
  • a polycrystalline silicon film deposited by the CVD method is patterned on the semiconductor substrate 100 to form (part of) the floating gate 104 of the flash memory.
  • a second gate insulating film (ONO film) 105 having a thickness of about 10 to 30 nm formed by stacking a silicon oxide film, a silicon nitride film and a silicon oxide film is formed thereon.
  • a gate oxide film 106 of a high withstand voltage MOSFET is formed in the peripheral circuit region of the flash memory.
  • the gate oxide film 106 is formed with a thickness (10 to 30 nm) larger than the gate oxide films of other MOS FETs in order to increase the breakdown voltage.
  • a gate oxide film 107 of the MOS FET forming the logic LSI and a gate oxide film 130 of the MOS FET forming the memory cell of the DRAM are formed.
  • the thickness of the gate oxide film 107 is about 4 to 10 nm, and the thickness of the gate oxide film 130 is about 8 to 15 nm.
  • the polycrystalline silicon film deposited by the CVD method on the semiconductor substrate 100 is patterned to form a gate electrode (gate line) 108 of a DRAM memory cell.
  • Flash memory controller gate 109, High voltage M ⁇ SFET gate electrode 110, MO SFET gate electrode 1 1 1 constituting logic LSI is patterned to form the floating gate 104, as shown in FIG.
  • n-type impurities phosphorus and arsenic
  • n-type impurities are ion-implanted into a part of the memory cell region of the flash memory to form an rT type semiconductor region 112 of the flash memory.
  • n-type impurities are ion-implanted into a part of the memory cell area of the flash memory, the peripheral circuit area, and the logic LSI formation area, and the n-type semiconductor area of the flash memory is removed.
  • n-type impurities phosphorous or arsenic
  • the silicon oxide film 116 deposited on the semiconductor substrate 100 by the CVD method is etched to form connection holes on both sides of the DRAM gate electrode (lead wire).
  • the n ⁇ type semiconductor region 1 1 2 of the upper connection hole of the flash memory both sides of the gate electrode of the DRAM forming a plug 1 1 7 of the polycrystalline silicon film to ⁇ these connecting holes.
  • an n- type semiconductor region 118 is formed by the impurity diffused from the polycrystalline silicon film.
  • the polycrystalline silicon film deposited by CVD on the silicon oxide film L and the bit line BL of the flash memory are formed.
  • the polycrystalline silicon film deposited on the silicon oxide film 119 is patterned.
  • the lower electrode 120 of the DRAM capacitor is formed.
  • the tantalum oxide film (or silicon nitride film) and the polycrystalline silicon film deposited on the semiconductor substrate 100 are patterned to form a capacitor insulating film 1221 of a DRAM capacitor.
  • a silicon oxide film 123 is deposited on the semiconductor substrate 100 by the CVD method, and the A1 film deposited on the silicon oxide film 123 is patterned.
  • a first-layer metal wiring 124 is formed.
  • a silicon oxide film 125 is deposited on the semiconductor substrate 100 by the CVD method, and the A 1 film deposited on the silicon oxide film 125 is patterned to form a second metal layer.
  • the wiring 126 is formed.
  • the gate oxide of the MOS FET in the DRA-VI part needs to be somewhat thicker than the gate oxide of the MOS FET in the logic part in consideration of the withstand voltage.
  • the gate oxide film of the high breakdown voltage MOS FET of the flash memory to which a high breakdown voltage is applied needs to be further thickened in order to secure a sufficient breakdown voltage.
  • DRAM, logic, and flash memory are mixed, gate oxide films with different thicknesses are required depending on the required power supply level, so the number of processes and the number of masks increase significantly.
  • a microphone-based computer system including a CPU to be equipped with both a flash memory and a DRAM in terms of a circuit based on a functional block configuration.
  • a CPU it is essential to integrate two types of semiconductor chips, flash memory and DRAM, into one package. Therefore, the present inventor has attempted to reduce the number of external connection terminals by assigning the common communication signal of each semiconductor chip to a common external connection terminal, and to reduce the mounting area by integrating a plurality of types of semiconductor chips into one package. I thought that it would be possible to reduce the cost of the microphone computer system in terms of circuitry.
  • One object of the present invention is to reduce the number of external connection terminals and reduce the number of external connection terminals by using a function block configuration in a package structure in which two types of semiconductor chips, a CPU and a flash memory and a DRAM, are packaged separately.
  • One-package semiconductor chip An object of the present invention is to provide a semiconductor device capable of reducing the mounting area and reducing the cost of a microcomputer system.
  • one object of the present invention is to provide a common external connection terminal when each semiconductor chip has a built-in logic circuit such as an ASIC or when a DRAM is a synchronous DRAM. It is still another object of the present invention to provide a semiconductor device capable of reducing the number of external connection terminals and reducing the cost. Further, a third object of the present invention is to provide the above-described semiconductor device at a low cost. And there.
  • a semiconductor chip called a microcomputer equipped with a flash memory equipped with a CPU and a flash memory, and a logic circuit such as a DRAM and an ASIC are mounted.
  • Two types of semiconductor chips called so-called DRAM on-chip logic
  • measures are taken for the data transfer speed between the CPU operation of the computer with the flash memory-equipped microphone and the access operation to the DRAM of the DRAM on-chip logic and the access operation to the DRAM from the logic circuit inside the DRAM on-chip logic. Is required.
  • the first method is to return a wait signal to the CP while the logic circuit is operating.
  • the memory between the microcomputer with flash memory and the DRAM on-chip mouth must be treated as an asynchronous memory, one clock cycle cannot be transferred, that is, the time during which the wait signal is being viewed.
  • the present inventor focused on the fact that it is preferable that the CPU of the microcomputer with the flash memory control the time itself, and effective the self-refresh period of the DRAM viewed from the CPU of the microcomputer with the flash memory.
  • the logic circuit inside the DRAM Data transfer between on-board microcomputer and DRAM on-chip logic We came up with the idea that high-speed transmission can be realized.
  • One object of the present invention is to provide a semiconductor chip on which a DRAM and a logic circuit such as an AS IC are mounted, by effectively utilizing a self-refresh period of the DRAM viewed from the outside by eliminating the need for wait control.
  • An object of the present invention is to provide a semiconductor device which enables a logic circuit to perform an access operation to a DRAM during a refresh period, thereby realizing high-speed data transfer between an external device and a semiconductor chip.
  • An object of the present invention is to provide a semiconductor device that enables a logic circuit to perform an access operation to a DRAM during a DRAM self-refresh period as viewed from a PU, thereby realizing high-speed data transfer between semiconductor chips.
  • a semiconductor chip equipped with DRAM and a logic circuit is directly connected to a semiconductor chip equipped with CP and flash memory for high-speed operation. It is decided to provide a semiconductor device capable of performing such operations.
  • the method for manufacturing a semiconductor device according to the present invention includes:
  • connection terminal of the laminated TCP at one end of the through hole, wherein a connection terminal common to a plurality of semiconductor chips mounted on the plurality of tape carriers is the same as the plurality of tape carriers. This is drawn out to the same external connection terminal through the through hole formed at the location.
  • the semiconductor chip includes at least a semiconductor chip on which a CPU and a flash memory are formed, and at least one or more semiconductor chips on which a DRAM is formed.
  • FIGS. 1 to 6 are schematic configuration diagrams showing a configuration example of a semiconductor device according to an embodiment of the present invention
  • FIGS. 7 to 14 are internal configurations of a semiconductor chip constituting a semiconductor device according to an embodiment of the present invention.
  • Functional block diagrams showing examples and explanatory diagrams showing examples of terminal functions FIGS. 15 to 18 show explanatory diagrams showing examples of terminal functions of semiconductor chips
  • FIGS. 19 and 20 show examples of connection of semiconductor chips.
  • FIG. 21 is a schematic configuration diagram schematically showing an example of an internal function of a semiconductor chip
  • FIG. 22 is a configuration diagram showing a detailed example of a DRAM access control unit
  • FIG. 23 is an internal control signal generation circuit FIG.
  • FIG. 24 is an explanatory diagram showing an example of a transition state of an operation mode.
  • FIG. 24 is an operation timing diagram showing a control example of a DRAM access control unit for a DRAM.
  • FIG. 25 is an overall perspective view of a package according to an embodiment of the present invention. 2 6 of this package Sectional views, FIGS. 27 and 28 are plan views showing a lead pattern formed on one surface of the tape carrier, and FIGS. 29 to 37 show a method of manufacturing a semiconductor device according to an embodiment of the present invention. 38 to 66 are cross-sectional views showing another method of manufacturing this semiconductor device, and FIGS. 67 to 69 are plan views showing patterns of leads formed on one surface of a tape carrier. FIGS.
  • FIGS. 70 to 72 are cross-sectional views showing another embodiment of the semiconductor device
  • FIGS. 73 to 77 are functional block diagrams showing an example of a system configuration using the semiconductor device of the present embodiment.
  • FIG. 78 to FIG. 94 are cross-sectional views showing the microcomputer, flash memory, DRAM, and ASIC mixed processes studied by the present inventors. BEST MODE FOR CARRYING OUT THE INVENTION
  • the semiconductor device according to the present embodiment is, for example, an LSI package having a stacked structure in which a plurality of types of semiconductor chips are connected to each other so that signals can be input and output.
  • a chip MF first semiconductor chip
  • a microcomputer equipped with a flash memory which is equipped with a microcomputer M including peripheral circuits and peripherals, and a flash memory F, and logic such as DR AMD and ASIC
  • It consists of a chip AD (second semiconductor chip) called a so-called DRAM on-chip logic on which the circuit A is mounted.
  • the connection terminal between each chip MF and chip AD is connected via a bus inside the package. Connected to each other and to an external connection terminal that enables connection with the outside.
  • the flash memory F is one of the LSI memories, which is a programmable nonvolatile memory, and is a memory that performs writing or erasing by applying a high voltage to the memory cells.
  • An LSI memory is a memory in which it is necessary to supply a control (refresh) signal for repetitive data reproduction in order to retain the contents of data in one of the LSI memories.
  • ASICs are application-specific ICs. Other Les dedicated IC, have Unlike a general-purpose LSI that are sold on the open market as a large-capacity memory LS I and micro-processor LSI, there is an LSI that was developed for the specific equipment, to sell:)
  • a chip MF first semiconductor chip
  • a microphone computer M including a CPU, a memory, a peripheral circuit, and the like, and a flash memory F are mounted.
  • DR A chip D second semiconductor chip
  • the logic circuit A such as AS IC is removed from the second semiconductor chip. I have.
  • a microphone memory computer M including a CPU, a memory and peripheral circuits, a flash memory F, and a logic circuit A are mounted. It consists of a chip MFA (first semiconductor chip) called an on-chip logic microcomputer and a chip D (second semiconductor chip) on which only DRAMD is mounted.
  • the configuration is such that a logic circuit A such as an AS IC is mounted on the first semiconductor chip.
  • a chip when a chip is configured by a chip MF A and a chip AD as shown in FIG. 4, as a modified example of FIG. 2, one chip MF as shown in FIG.
  • a configuration example such as a configuration including a chip MFA and a plurality of chips D as shown in FIG. .
  • the microcomputer M, flash memory F, DRAMD, and logic circuit A mounted on each chip are composed of the same functional blocks even if the chip configuration is different:
  • the chip AD and the chip D are easily connected directly to the chip MF and the chip MFA by the general-purpose DRAM interface specification, and the DR AMD is used as an extended memory in each semiconductor device. Furthermore, AS IC of chip AD In any logic circuit A, access control to DR AMD can be performed inside chip AD independently of access control by the CPU of chip MF and chip MFA.
  • FIGS. 15 to 18 show a list of examples of the terminal functions of the chip MF.
  • FIG. 7 and 8 show examples of the 144-pin chip MF
  • FIG. 7 is a functional block diagram showing an example of the internal configuration
  • FIG. 8 is an explanatory diagram showing an example of the terminal functions.
  • 9 and 10 show examples of pins 112 of the chip MF
  • FIG. 9 is a functional block diagram showing an example of the internal configuration
  • FIG. 10 is an explanatory diagram showing an example of the terminal functions.
  • the difference between the 144-pin chip: l F and the 11.2-pin chip MF is that the external terminals for data input / output correspond to the 32-bit and 16-bit data widths of D0 to D, respectively. 31 is the only difference between D0 and D15.
  • the 144-pin chip MF will be mainly described.
  • This 144-pin chip MF is formed at least by the microphone port computer and the flash memory. It has a circuit configuration that has overall control and processing functions of the semiconductor device and a programmable memory function that can be electrically erased in a batch. For example, as shown in FIG. 1 ash, random access memory / cache memory RA 1 / Cache, data transfer controller DTC, direct memory access controller DMA C, bus state controller BSC, user blur Network controller UBC, interrupt controller I NTC, serial communication interface SCI, multi-function timer panelless unit MTL; compare match timer CMT, / D converter A / D, watchdog timer WDT, faze look loop
  • the processor CPU is a central processing unit having a RISC type instruction set, for example.
  • this CPU basically operates in one instruction and one cycle, the instruction execution speed is dramatically improved, and the internal 32-bit configuration enhances the data processing capability.
  • the features of this CPU include a general-purpose register machine (16 general-purpose registers, 16 32-bit registers, 3 32-bit control registers, Instruction set compatible with RISC (Instruction length is 16-bit fixed length to improve code efficiency), Load store architecture (Basic operation is executed between registers), Delayed branch instruction Reduces pipeline turbulence at branching, C language-oriented instruction set), instruction execution time is 1 instruction Z1 cycle (35 ns / instruction at 28 MHz operation), address space is 4 GB in architecture, multiplier Built-in functions include 32 x 32 ⁇ 64 multiplication in 2 to 4 cycles, 32 x 32 + 64-64 multiply and accumulate in 2 to 4 cycles, and a 5-stage pipeline method.
  • the flash memory F 1 ash is a circuit that incorporates, for example, a 64 Kbyte or 128 Kbyte electrically erasable programmable memory that can be erased collectively.
  • This F1ash is connected to the CPU, DMAC, and DTC via a 32-bit data bus, for example.
  • the CPU, DMAC, and DTC can access F1ash with 8, 16, or 32 bits wide. This F 1 ash data can always be accessed in one state.
  • the random access memory / cache memory RAM / Cache is, for example, a memory composed of a random access memory RAM of 4 KB and a cache memory Cache of 1 KB.
  • the features of this cache are instruction code and PC relative readout, data caching, line length is 4 bytes (1 long word is 2 instruction lengths), cache tag is 256 entries, direct map method, built-in ROM / RA ,
  • the built-in IZ area is not subject to caching and is also used as built-in RAM.
  • various functions are provided, such as using 2 KB of the built-in RAM as an address array and data array.
  • the data transfer controller DTC is a circuit that can be activated by an interrupt or software to perform data transfer.
  • the features of this DTC are that data can be transferred independently of the CP by an interrupt request from the peripheral I70, the transfer mode can be set for each interrupt source (transfer mode is set on the memory), and one activation source Multiple data transfer possible, various transfer modes (Normal mode / Rebeat mode / Block transfer mode) can be selected, Byte transfer unit
  • the address space can be specified with 32 bits for both the transfer source address and the transfer destination address, and the transfer target device is for the internal memory such as Flash memory, Flash / RAM, external memory, and internal peripheral circuits.
  • the direct memory access controller DMAC consists of, for example, four channels. Data is transferred between an external device with DACK (transfer request acceptance signal), an external memory, an external memory map device, and internal peripheral circuits (excluding DMAC, BSC, and UBC). This is a circuit that can perform high-speed data transfer in place of the CPU. Using this DMAC can reduce the load on the CPU and increase the operating efficiency of the chip MF.
  • the features of this DMAC are: cycle stealing transfer, dual address mode transfer support, direct transfer mode Z indirect The transfer mode can be switched (only channel 3). In this direct transfer mode, the data in the source address is transferred to the destination address. In the indirect transfer mode, the data in the source address is used as the address. Is a function to transfer the data in the destination to the destination address.
  • a reload function for specific channels, there is a reload function, an external request, an internal circuit, a transfer request function by auto request, a bus mode selection, a fixed priority mode, a priority setting by a round mouth bin mode, and a CP. It has various functions such as interrupt request to the same
  • the bus state controller BSC is a circuit that separates an address space, outputs control signals corresponding to various memories, and the like. This makes it possible to directly connect DRAM, SRAVI, ROM, etc. to the chip MF without external circuits.
  • the feature of this BSC is that it supports memory access during external expansion (external data bus
  • the address space is divided into 5 areas (SRAM space x 4 areas, DRAM space XI area), each area has a bus size (8 / 16Z 32-bit), number of wait cycles, and each area
  • Output of chip select signal corresponding to DDR, output of DRAM RAS when accessing DRAM space, output of CAS signal, RAS precharging time securing Tp cycle can be set, and which characteristics can be set, DRAM bar Fast access function (supports DRAM high-speed access mode), DRAM refresh function (programmable refresh interval, supports CAS refresh before RAS refresh / self-refresh), wait cycle insertion by external wait signal Yes, various functions that can access the address data multipletus
  • the user break controller UBC is a circuit that provides functions that facilitate user program debugging.
  • a break condition is set in this UBC, a user break interrupt is generated according to the contents of the bus cycle by the CPU or DMAC and DTCC.
  • a high-performance self-monitoring debugger can be easily created, and programs can be easily debugged with the chip MF alone without using a large-scale in-circuit emulator.
  • the features of this UBC are that an interrupt is generated when the CPU or DMAC generates a bus cycle under a set condition, and that an on-chip debugger can be easily constructed.
  • MAZDTC cycle instruction fetch or data access, read or write, operand size (longword, word, byte) can be set.
  • the interrupt controller INTC is a circuit that determines the priority of interrupt factors and controls interrupt requests to the processor CPU.
  • This INTC has a register for setting the priority of each interrupt, so that interrupt requests can be processed according to the priority set by the user.
  • the features of this INTC include nine external interrupt pins, 43 internal interrupt sources, 16 levels of priority setting, and a noise canceller function that indicates the status of the NMI pin. It is possible to output the occurrence of an interrupt to the outside, notify the external bus master that an internal peripheral circuit interrupt has occurred while the chip MF has released the bus right, and request the bus right. I have.
  • the serial communication interface SCI for example, has two independent channels. The two channels have the same function.
  • This SCI is a circuit that can perform serial communication in two systems: start-stop synchronous communication and clock synchronous communication.
  • a serial communication function between multiple processors is provided.
  • the features of this SCI are: Asynchronous / clock synchronous mode can be selected for each channel, transmission and reception can be performed simultaneously (full duplex), dedicated baud rate generator built-in, multiprocessor
  • Various functions such as communication functions are provided.
  • the Manorechi function timer pulse unit MTU is a circuit configured by, for example, a 16-channel 16-bit timer. This MTU has the following features: 16 types of waveform output or 16 types of input / output processing of up to 16 types of pulses based on 5 channels of 16-bit timer, 16 output compare registers and input keys Bucher registers, total number of 16 independent comparators, selectable eight types of counter input clocks, input capture function, pulse output mode (in-shot / toggle ZP WM complementary PWM / reset synchronization PWM ), Synchronization function of multiple counters, Complementary PWM output mode (outputs non-overlap waveform for 6-phase inverter control, dead time automatic setting, PWM duty can be set to any value from 0 to 100%, output OFF function), Reset synchronous PWM mode (Positive and negative phase PWM waveforms of arbitrary duty are output in 3-phase), Phase counting mode (2-phase encoder counting is possible), etc.
  • Various functions are provided.
  • the compare match timer CMT is composed of, for example, two channels, a 16-bit free running counter, one compare register, etc., and has a function of generating an interrupt request at the compare match.
  • the A / D converter AZD is a 10-bit x 8 channel, which enables conversion by external trigger and has two built-in sample & hold functions, so that two channels can be sampled at the same time. I have.
  • the watchdog timer WDT is a one-channel timer that can monitor the system. This WDT outputs an overflow signal to the outside if the CPU overflows the counter value due to system runaway, etc., without being correctly rewritten by the CPU. At the same time, the chip MF can generate an internal reset signal. Wear. When not used as a WDT, it can be used as an interval timer. When used as an interval timer, an interval timer interrupt is generated each time the counter overflows. The WDT is also used when exiting standby mode. The internal reset signal can be generated by setting a register, and the reset type can be set to a reset or manual reset. You can choose. The features of this WDT include the ability to switch the watchdog timer and the interval timer, a countover buffer temporary, an internal reset, and the ability to generate an external signal or interrupt.
  • the phase-look loop circuit PLL is a circuit that incorporates, for example, a clock oscillator and operates as a PLL circuit for clock doubling.
  • these internal circuits are connected to each other by an internal address bus BUS AI and upper and lower internal data buses BUS DI as shown in FIG.
  • the external connection terminal IZO are connected by the peripheral address bus BUS A ⁇ , the peripheral data bus BUSDO, and the control signal line SL.
  • Internal address bus BU SAI is a bus width of 24 bits, the processor CP to: flash memory F 1 ash, random access memory / cache memory RAM / C ache, Data transfer control one la DTC, direct Tomemo Li Access Controller DMAC and bus state controller BSC are connected between each other.
  • the internal data bus BU SDI consists of a high-order 16-bit bus and a low-order 16-bit bus, each of which is a processor CPU, flash memory F1ash, random access memory Z cache memory RAM / C ache, data transfer controller DTC, direct memory access controller DMAC, and state controller BSC are connected between each other, and the upper 16-bit bus and the lower 16-bit bus This allows for a 32-bit data width.
  • the address bus BUS AO has a bus width of 24 bits and a bus state code.
  • Controller BSC interrupt controller I NTC, serial communication interface SCI, multi-function timer pulse unit MTL; compare match timer CMT, watchdog timer WDT internal circuit and external connection terminal I ZO Is connected between.
  • the peripheral data bus BUSDO has a bus width of 16 bits.
  • the bus state controller BSC, interrupt controller I NTC, serial communication interface SCI, manorechi function timer pulse unit MTU compare match timer CMT, It is connected between each internal circuit of watchdog timer WDT and external connection terminal IZ ⁇ .
  • the control signal line SL consists of a data transfer controller DTC, a direct memory access controller DMAC, a bus state controller BSC, a use break controller UBC, an interrupt controller INTC, a serial communication interface SCI, and a multifunction timer panorama. It is connected between the internal circuits of the Resunit MTU, compare match timer CMT, and AZD converter A / D, and between these internal circuits and the external connection terminal I / O.
  • the functions are assigned as shown in Fig. 8 as the external connection terminal I ZO, with 98 input / output terminals and 8 input terminals.
  • the functions of ⁇ are as shown in the list of examples of terminal functions corresponding to the classification, symbols, input / output, and names, as shown in Fig. 15 to Fig. 18.
  • the MF is assigned functions as shown in Fig. 10, and has 74 input / output terminals and 8 input terminals.
  • Fig. 11 is a functional block diagram showing an example of the internal configuration of the chip AD
  • Fig. 12 is an explanatory diagram showing an example of the terminal functions.
  • the chip AD shows an example of 144 pins: , A DRAM and an ASIC are formed, and have a circuit configuration having a memory function that can be written and read at any time and a processing function by a logic circuit.
  • DRAM bank Bank main amplifier MA, data transfer circuit DT, digital signal processing circuit DSP, row address buffer RAB, column address buffer CAB, control logic, It is composed of a mining generation circuit CRZTG.
  • the DRAM is a dynamic random access memory (DRAM) that can be written and read at any time that requires a memory retention operation, a synchronous synchronous DRAM (SDRAM) using a clock, and an external memory that can lengthen the data output time.
  • DRAM dynamic random access memory
  • SDRAM synchronous synchronous DRAM
  • EDO-DRAM Date Data Out DR A
  • the power supply circuit VS is a circuit for supplying necessary power to the plurality of DRAM banks B ank and the main amplifier MA by using externally supplied voltages of the power supply V cc and the ground V ss.
  • each bank includes, for example, a memory cell, a word decoder, a column decoder, a sense amplifier, and a timing generator.
  • the capacity of these DRAM banks B an k is 256 k bits per bank.
  • the main amplifier MA is a circuit that performs data input / output between the plurality of DRAM banks B ank and the external connection terminals DO to D31. For example, between each DRAM bank B ank, there are 128 and many global data lines through which data is exchanged.
  • the data transfer circuit DT switches a data transfer pattern between a DRAM including a DRAM bank B ank and a main amplifier MA and a digital signal processing circuit D SP in real time. For example, it is possible to select one of the adjacent data or clear the data
  • Digital signal processing circuit DSP is a circuit that executes digital signal processing such as image and sound processing.For example, in the case of image processing, processing to remove hidden surfaces by Z comparison, processing to give transparency by ct blending, etc. Execute. Also, data is output from the serial output ports SD0 to SD23 to an output device such as a display.
  • the digital signal processing circuit DSP and the data transfer circuit DT are controlled by control signals C0 to C27.
  • the address address buffer RAB and the column address buffer CAB are circuits that take in address signals from the external address signal input terminals AO to A10, generate internal address signals, and supply the signals to each DRAM bank Bank. .
  • the control logic / timing generation circuit CR / TG is a circuit that generates various timing signals necessary for the operation of the DRAM.
  • the input bar CS is the chip select signal
  • bar RAS is the row address strobe signal
  • bar CAS L is the row address strobe signal
  • bar CASH bar CASHL
  • bar CASHH is the column address strobe signal
  • RD / bar WR is the read / write signal (high). Level indicates read, low level indicates write).
  • the four column address strobe signals are used to enable byte control (read / write control for each byte), with CAS L being the lowest byte D0 to D7 and CASH being the lowest.
  • the second byte D8 to D15, the bar CASHL is for the third byte D16 to D23 from the bottom, and the bar CASHH is for the top byte D24 to D31.
  • the plurality of DRAM banks Bank, the row address buffer RAB, and the column address buffer CAB are connected to each other by the internal address bus BUSA I, and further, the row address buffer is used.
  • the peripheral address bus BUS AO connects the RAB and column address buffer CAB to the external connection terminal I / O
  • the peripheral data bus BUS DO connects the main amplifier IA to the external connection terminal I / O:
  • the data transfer circuit DT and the digital signal processing circuit DSP are connected to each other by an address bus and an internal data bus BUS I.
  • the data transfer circuit DT, the digital signal processing circuit DSP and the external connection terminal I / O Are connected by a peripheral bus BUSO for data and control signals.
  • chip AD as external connection terminals, as shown in Fig. 12, power supply Vcc, ground Vss voltage terminals Vcc, Vss, address terminals AO to A10, data input / output terminals D0 to D31 1, Chip select pin bar CS, row address strobe pin bar RAS, column address strobe pin bar CAS L, bar CASH, bar CASH L, bar CASHH, read / write pin RD / bar WR, clock pin CK: Serial data output terminals SD0 to SD23 and AS IC control signal terminals C0 to C27 are provided.
  • Fig. 13 is a functional block diagram showing an example of the internal configuration of chip D, and Fig. 14 is its terminal functions. It is explanatory drawing which shows an example. Note that chip D shows an example of 50 pins.
  • This chip D has a circuit configuration having only a DRAM and a memory function that can be written and read at any time.
  • a power supply circuit VS a plurality of DRAM banks Bank, It consists of a main amplifier MA, a row address buffer RAB, a column address buffer CAB, and a control logic Z timing generator CR ZTG.
  • the chip D has a circuit configuration of only the DRAM in which the logic circuit of the data transfer circuit DT and the digital signal processing circuit DSP of the chip AD shown in FIG. Since the internal circuit to be used is the same as the internal circuit of the chip AD, the functional description is omitted here.
  • power supply Vcc As external connection terminals, as shown in FIG. 14, power supply Vcc, ground Vss voltage terminals Vcc, Vss, address terminals ⁇ to ⁇ 11, data input / output terminals 0 ⁇ 30 to 0 ⁇ 331 1, Row address strobe pin bar RAS, column address strobe pin bar LCAS, bar UCAS, write enable pin bar WE, output enable pin bar OE.
  • the chip MF is one of the features of the present invention.
  • the signal terminal common to the chip MFA connection terminal and the chip AD or chip D connection terminal is commonly assigned to the same external connection terminal.
  • the connection terminals commonly assigned to the same external connection terminal will be described in detail.
  • FIG. 19 is a connection diagram showing an example of connection between the 144-pin chip MF shown in FIGS. 7 and 8 and the two 50-pin chips D shown in FIGS. 13 and 14.
  • FIG. 19 only the connection between the signal terminal common to the connection terminal of the chip MF and the connection terminal of the chip D and the external connection terminal is shown. In practice, the signal terminal independent only to the chip MF is shown. Is also connected to the external connection terminal.
  • the address terminals AO to A11 of the chip MF are connected to the address terminals AO to A11 of the two chips D and the same external terminals.
  • connection terminals A 0 to A 1 1 and chip M The data input / output terminals D 0 to D 31 of the F are divided and connected to the data input / output terminals D Q0 to DQ 15 of the respective chips D and connected to the same external connection terminals DO to D 31, and
  • the power supply terminal V CC and the ground terminal V ss of the chip MF are connected to the power terminal V cc and the ground terminal V ss of the respective chip D and also connected to the same external connection terminal V cc and V ss, respectively. I have. Since these voltage terminals are actually assigned to a plurality of terminals such as a chip MF, a chip D, and an external connection terminal, each is connected by the same terminal.
  • the row address strobe terminal bar RAS of the chip MF is commonly connected to the two chips D and connected to the external connection terminal bar RAS, and the column address strobe of the chip MF is provided.
  • Terminal bar CAS L and bar CAS H are connected to column dress strobe terminal bar L CAS and bar UCAS of chip D, and are also connected to external connection terminal bar CAS L and bar CASH and chip MF
  • the column address strobe terminals CASHL and CAS HH are connected to the column address strobe terminals L CAS and UCAS of the other chip D, and to the external connection terminals CASHL and CASHH.
  • the read / write terminal RDZ bar WR of the chip MF is connected to the write enable terminal bar WE of the two chips D in common, and is also connected to the external connection terminal RD / bar WR, and the chip select terminal bar CS of the chip MF Numeral 3 is commonly connected to the output enable terminal bar OE of the two chips D and to the external connection terminal bar CS3.
  • connection terminals of the chip D are common to the connection terminals of the chip MF and are connected to the same external connection terminals.
  • connection terminals which are independent signal terminals only on the chip ⁇ 1F, so that external connection terminals connected to the independent connection terminals are also included. Provided so that it can be connected to the outside 3
  • FIG. 20 is a connection diagram showing a connection example between the 144-pin chip MF shown in FIGS. 7 and 8 and the 144-pin chip AD shown in FIGS. 11 and 12.
  • FIG. 20 also shows only the connection between the signal terminal common to the connection terminal of the chip MF and the connection terminal of the chip AD and the external connection terminal, as in FIG.
  • the connection terminal which is an independent signal terminal only for the chip AD, is also connected to the external connection terminal.
  • the address terminals AO to A10 of the chip MF are connected to the address terminals AO to A10 of the chip AD and the same external connection terminal AO.
  • the data input / output terminals D0 to D31 of the chip MF are connected to the data input / output terminals D0 to D31 of the chip AD and the same external connection terminals DO to D31 It is connected to the.
  • the power supply terminal Vcc and the ground terminal Vss of the chip MF are connected to the power supply terminal Vcc and the ground terminal Vss of the chip AD, respectively, and are also connected to the same external connection terminals Vcc and Vss, respectively. Note that these voltage terminals are actually assigned to multiple terminals of the chip MF, chip AD, and external connection terminal, so each is connected by the same terminal.
  • control signals are as follows: row address strobe terminal bar RAS of chip MF, column address strobe terminal bar CAS L, bar CASH, bar CA SHL, bar CASHH, read Z write terminal RD / bar WR, chip select CTS terminal bar CS 3 and clock terminal CK are the chip AD row address strobe terminal bar RAS, column address strobe terminal bar CAS L, CASH, CASH L, CASHH, read / write terminal RDZ, WR, Chip select terminal bar CS 3 and clock terminal CK are connected to each other, and the same external connection terminal, row address strobe terminal bar RAS, column address port terminal bar CASL, bar CASH, bar CASHL, bar CA SHH, read / write terminal RD / bar WR, chip select terminal CS3, clock terminal CK ing.
  • the serial data outputs SD0 to SD23 which are signals specific to only the chip AD, and the ASIC control signal terminals C0 to C27 are independent. Since there are also connection terminals that are independent signal terminals only in the chip MF, external terminals connected to these independent connection terminals The connection terminal is also provided so as to be connectable to the outside.
  • the DRAM of the chip AD and the chip D is a synchronous DRAM, it is necessary to further synchronize inside the semiconductor device. Therefore, a clock signal which is a control signal for this synchronization is required.
  • the clock terminal to which is assigned is also connected to the same external connection terminal as a common connection terminal.
  • the chip MF (chip IF A)
  • chip IF A The outline of read, write, and refresh operations from the processor CPU to the DRAM of chip AD (chip D) is described.
  • the address signal is input in a time-division manner, two synchronous signals of a row address strobe signal RAS and a column address strobe signal CAS from the processor CPU are required.
  • the period when RAS is high (H) is the period during which the RAS circuit is precharged, and no memory operation is performed inside the chip during this period.
  • the period when the bus CAS is H is a period in which the CAS circuits such as the data output buffer and the data input buffer are precharged, and during this period, the read operation and the write operation with the outside of the chip AD are not performed.
  • the RAS circuitry When RAS goes low (L), the RAS circuitry is activated and memory operation begins. Subsequently, when the bar CAS becomes L, the read operation or the write operation starts, and data is exchanged with the chip MF outside the chip AD. As described above, in the DRAM of the chip AD, the precharge period and the active period are alternately repeated. Normally, the cycle time of RAS is the cycle time of chip AD.
  • the read operation is specified by setting the write enable signal WE to H before the falling edge of CAS, until the CAS rises. Do it by holding it. Once the data is output, the data is held until the basic CAS starts.
  • the time from the falling edge of one CAS until the data is output to the data output terminal is called the RAS access time and the CAS access time, respectively.
  • the time from when the column address is determined until the data is output Is called the address access time.
  • the relationship between the address signal and RAS and CAS is the same as in the read operation, so the description is omitted here.
  • the timing specifications of RAS and CAS, such as the cycle time, are the same as in the read operation.
  • the write operation is specified by setting WE low before the fall of CAS. During this cycle, the data output terminal is kept in the high impedance state. It should be noted that there is also a specification of a Read-a-write Write operation in which data once read out to the chip MF outside the chip AD is changed by the chip MF while the base R AS is kept at L, and the data is written again to the same memory cell.
  • refresh operations There are two types of refresh operations: interrupt operations during random access operations such as read and write operations, and refresh operations that are performed only to retain information stored inside the chip AD during the battery backup period.
  • the former is standard for RASonely refresh and CBR (RAS for RAS) refresh, and the latter is standard for self-refresh.
  • RAS only refresh
  • all memory cells in one row are refreshed simultaneously during one cycle of RAS with the same timing standard as read operation and write operation.
  • the bus CAS must be set to H and the refresh address must be given from the chip MF outside the chip AD.
  • Distributed refresh is one in which one refresh operation is evenly distributed over the maximum refresh period. In practice, distributed refresh is often used, One cycle of the fresh operation is the timing that interrupts the normal read / write operation cycle.
  • the CBR refresh is internally determined to be a refresh operation by setting the CAS to L before the RAS. With this determination pulse, an address is generated from the internal refresh address counter, and the word line is selected and refreshed. Therefore, it is not necessary to give an address from outside the chip AD.
  • the pulse width of RAS is set to, for example, 100 ⁇ s or more by performing CBR timing.
  • the refresh operation using the refresh address counter and refresh timer starts, and self-refresh continues as long as both RAS and CAS are low. The less frequently refreshed, the lower the power consumption of chip AD, but this frequency is automatically adjusted by a timer that detects the internal temperature of chip AD.
  • a precharge period of RAS is required.
  • the read operation, the write operation, and the refresh operation are performed from the processor CPU of the chip MF to the DRAM of the chip AD.
  • the chip AD The internal logic circuit has a circuit configuration capable of executing a refresh operation / access operation.
  • the refresh operation / access operation can be performed during the self-refresh operation.
  • FIG. 21 is a schematic configuration diagram schematically showing an example of internal functions of the chip AD shown in FIG.
  • This chip AD is composed of a dynamic random access memory DRAM, a memory logic Logic, and a DRAM access control circuit DAC.
  • DRAM, logic logic with built-in memory, and DRAM access control circuit DAC in FIG. 21 correspond to a DRAM section by a plurality of DRAM banks and a main amplifier MA shown in FIG. Circuit DT and digital signal processing circuit AS AS part by DSP and access by low address buffer RAB and dynamic RAM address buffer CAB etc. It corresponds to the control part.
  • the input buffer IB and the output buffer ⁇ B are connected to the circuit I / O for performing data input / output between the main amplifier MA and the external connection terminals DO to D32 shown in FIG. 11 and the digital signal processing circuit DSP. It corresponds to the circuit I / O to be performed.
  • the chip select signal CS, the row address strobe signal RAS, and the column address strobe signal CAS are used as control signal terminals, and address signals are sent to the DRAM access control circuit DAC via address terminals. Input and data signals can be input / output via the data input / output terminal.
  • the DRAM and the DRAM access control circuit DAC are connected by an address bus BUS A, and the DRAM and a logic built in the memory Logic and a data bus BUS are connected between the data input / output terminals. Connected by D.
  • the internal data bus BUS D has a wider 64-bit bus width than the 8-bit data input / output terminals, for example:
  • the logic logic with built-in memory and the DRAM access control circuit DAC are connected by an address bus control signal line, and the logic logic with built-in memory is connected from the DRAM access control circuit DAC.
  • a self-refresh operation enable signal is output, and a read / write Z write signal R / W and an address signal are output from the logic inside the memory to the DRAM access control circuit DAC.
  • the read Z write signal RZW can also be output separately for the read signal R and the write signal W.
  • the data input / output inhibit signal DIS is output from the DRAM access control circuit DAC to the input buffer IB and the output buffer OB.
  • FIG. 22 is a configuration diagram showing a detailed example of the DRAM access control circuit DAC.
  • the DRAM access control circuit DAC includes an internal control signal generation circuit CSG, a plurality of selector circuits SC, and the like, and is input to the internal control signal generation circuit CSG.
  • chip select signal bar CS row address strobe signal bar RAS, and column address strobe signal bar CAS, it generates a control signal to select an address, etc., and also generates a self-refresh operation enable signal and incorporates memory. Output to logic.
  • the logic in the memory that has received the permission signal becomes accessible to the DRAM, and outputs a read / write signal R / W to the DRAM access control circuit DAC to read / write data.
  • Makes a request outputs an address signal to the DRAM access control circuit DAC, selects an arbitrary memory cell, and reads / writes data between the selected memory cell and the logic with built-in memory. It can be carried out.
  • this read / write request can be made by outputting a read signal R when making a read request and outputting a write signal W when making a write request.
  • the address control signal generated by the internal control signal generation circuit CSG is used for access operations from the processor CPU of the chip MF outside the chip AD and access operations from the logic Logic inside the chip AD internal memory. In contrast, one is selected via a selector circuit SC and used as an address control signal for selecting an arbitrary memory cell of the DRAM.
  • FIG. 23 is an explanatory diagram showing an example of a transition state of the operation mode by the internal control signal generation circuit CSG.
  • This operation mode can be divided into a normal DRAM access operation mode, a DRAM senoref refresh operation mode, and an access operation mode using the internal logic logic of the internal memory.
  • a transition to the operation mode is made without a read / write request by the read / write signal R / W from the logic inside the memory Logic.
  • Return to the normal DRAM access operation mode is performed by releasing the refresh.
  • transition from the self-refresh operation mode to the internal access operation mode is made when a read / write request is made from the logic inside the memory, and the return to the self-refresh operation mode is performed by the completion of the read / write.
  • transitions when there is a read / write request from the logic inside the memory and the normal return to the DRAM access operation mode is performed by releasing the refresh.
  • FIG. 24 is an operation timing chart showing a control example of the DRAM access control circuit DAC including the internal control signal generation circuit CSG for the DRAM.
  • a normal DRAM access period during which normal DRAM access can be performed, and a period between the normal DRAM access period and the normal DRAM access period.
  • DRAM self-refresh period is a period in which normal access operation from the chip MF to DRA-V [is not performed.
  • a self-refresh operation enable signal is applied to the internal memory logic L 0 gic based on the address strobe signal RAS and the column address strobe signal CAS in synchronization with the clock signal CK.
  • the refresh operation is released only when there is a request for an access operation for read / write by the control signal RZW to the DRAM from the logic Logic of the memory and the logic Logic of the DRAM. Access operation from digital signal processing circuit (DSP) is possible.
  • DSP digital signal processing circuit
  • the execution of the refresh operation Z access operation during the self-refresh period can be repeated in accordance with a read request by the control signal R, for example, as shown in FIG.
  • the refresh operation can be executed during the period between the two, and the read operation can be repeated according to the write request by the control signal W.
  • the refresh operation can be executed during the period between the write and the write, and the read operation by the control signal R can be performed.
  • the read and write access operations can be repeated according to the output request and the write request by the control signal W, and the refresh operation can be executed during the access operation:
  • the chip AD DRA by the chip-VI F processor CP During the self-refresh operation for M, the logic inside the memory of the chip AD can access the DRAM, and data can be written to the DRAM in response to a write request from the logic inside the memory. Also, data can be read from the DRAM in response to a read request.
  • the access operation to the DRAM by the logic built into the memory of the chip AD during the self-refresh operation is the same when the other chip is connected to the chip AD.
  • the chip MFA or the CPU Similar effects can be expected for other semiconductor chips including. That is, the present invention can be applied to a semiconductor device having a package structure capable of performing an access operation to a chip AD DRAM from the outside and a self-refresh operation of the DRAM.
  • FIG. 25 is an overall perspective view of the package of the present embodiment
  • FIG. 26 is a cross-sectional view of the package.
  • the package of the present embodiment seals the first chip MF (microcomputer equipped with flash memory) on which a microcomputer and a flash memory are formed in a first TCP (Tape Carrier Package) 1A and
  • the second chip AD (DRAM on-chip logic) on which DRAM and AS IC are formed is sealed in a second TCP 1B, and these two TCP 1A and IB are vertically It has a stacked TCP structure that is superimposed and bonded together.
  • the first chip MF sealed in the first TCP 1A has its main surface (element formation surface) facing down in the device hole 3a opened in the center of the tape carrier 2a. And electrically connected to one end (inner lead portion) of a lead 5a formed on one surface of the tape carrier 2a via a bump electrode 4 formed on the periphery of the main surface. I have.
  • the main surface of the chip MF is covered with a potting resin 6 for protecting the LSI (microphone computer with flash memory) formed on the main surface from the external environment.
  • the lead 5a formed on one surface of the tape carrier 2a has a pattern as shown in FIG.
  • the surfaces of these leads 5a project into the device holes 3a. Except for the one end (inner lead part) that protrudes, it is covered with solder resist 7.
  • the other end of each lead 5a is electrically connected to a through hole 8a penetrating from one surface of the tape carrier 2a to the other surface.
  • These through holes 8a are arranged in two rows along the four sides of the tape carrier 2a, and the surface of each through hole 8a is provided with the stacked TCPs as shown in Fig. 26.
  • Solder bumps 9, which are external connection terminals when mounting the printed circuit board on a printed wiring board, are joined.
  • the second TCPIB is stacked on the first TCP 1A.
  • TCP 1A and TCPIB are tightly joined by an adhesive 10 applied to the mating surface of both.
  • the second chip AD sealed in the TCP 1B is disposed with its main surface facing downward in a device hole 3b opened in the center of the tape carrier 2b. It is electrically connected to one end (inner lead portion) of a lead 5b formed on one surface of the tape carrier 2b via a bump electrode 4 formed on a peripheral portion of the surface.
  • the main surface of the chip AD, potting resin 6 to protect LSI formed on the main surface (DR AM on-chip logic) from the external environment is deposited Rereru 3
  • the outer diameter of the tape carrier 2b of the TCP 1B is the same as the tape carrier 2a of the TCP 1A.
  • the dimension of the device hole 3b of the tape carrier 2b is smaller than that of the device hole 3a of the tape carrier 2a because the outer diameter of the chip AD is smaller than that of the chip MF.
  • the lead 4b formed on one surface of the tape carrier 2b has a pattern as shown in FIG.
  • the other end of each lead 5b is electrically connected to a through hole 8b penetrating from one surface of the tape carrier 2b to the other surface.
  • These through holes 8b are arranged in two rows along the four sides of the tape carrier 2b, like the through holes 8a of the tape carrier 2a.
  • the through holes 8a of the tape carrier 2a and the through holes 8b of the tape carrier 2b are formed with the same number and the same bit, respectively, and they face each other when the tape carriers 2a and 2b are overlapped.
  • the through holes 8a and 8b are arranged so as to overlap each other exactly.
  • connection terminals (pins) common to the two chips MF and AD that is, having the same function
  • pins are arranged at the same position on the tape carriers 2a and 2b. It is electrically connected through the through holes 8a and 8b, and is connected to the outside (printed wiring board) through the solder bump 9 joined to one end of the through hole 8a.
  • the numbers (1 to 144) of the connection terminals formed on the chip MF and the numbers (1 to 200) of the through holes 8a formed on the tape carrier 2a are given.
  • the numbers (1 to 144) of the connection terminals formed on the chip AD and the numbers (1 to 200) of the through holes 8b formed on the tape carrier 2b are given.
  • the same numbers are given to the through holes 8a and 8b arranged at the same position on the tape carriers 2a and 2b.
  • Table 1 shows an example of the assignment of the connection terminals for the chips MF and AD and the through holes 8a and 8b.
  • the numbers (1 to 144) in the MF pin # column correspond to the connection terminal numbers (1 to 144) of the chip MF shown in FIG. 27, and the numbers (1 to 144) in the AD pin # column. 144) correspond to the connection terminal numbers (1 to 144) of the chip AD shown in FIG. 28.
  • the numbers in the Via # column are the through-holes 8a, Of the numbers in 8b (1 to 200), these are the numbers assigned to the connection terminal common to one or both of the chip MF and AD.
  • connection terminals common to the chips MF and AD are arranged at substantially the same positions on the chips MF and AD.
  • the leads 5a and 5b of the tape carriers 2a and 2b can be easily routed and the lead length can be reduced, so that the data transfer of the chips MF and AD can be speeded up.
  • the tape carrier 2a since the number of required through holes 8a and 8b can be minimized, the tape carrier 2a,
  • the package size can be reduced by reducing the outer diameter of 2b.
  • each member constituting the laminated TCP of the present embodiment is formed of the following materials and dimensions.
  • the tape carriers 2a and 2b are made of a 75- ⁇ m-thick polyimide resin film.
  • Leads 5a and 5b are made of 18m thick Cu (copper) foil, and the surface of one end (inner lead) is made of Au (gold) or Sn (tin). Meshes are applied.
  • the adhesive 10 is made of polyimide resin and has a thickness of 12 ⁇ m.
  • the solder resist 7 is made of an epoxy resin and has a thickness of 20 ⁇ m.
  • Solder in the external connection terminal solder bump 9 and through hole 8a, 8b 1 1 is made of lead (Pb) -tin (Sn) alloy :: Chip MF and chip AD have thickness 5 It is composed of 0 m single crystal silicon, and the botting resin 6 for protecting the main surfaces thereof is composed of epoxy resin.
  • the bump electrode 4 formed on the main surface of the chip MF and the chip AD is made of Au and has a height of 20 ⁇ ⁇ : That is, the stacked TCP is composed of the chip MF and the bump electrode. 4 is smaller than the thickness of the tape carrier 2a, and the total thickness of the chip AD and the bump electrode 4 is smaller than the thickness of the tape carrier 2b. It is an ultra-thin package with a thickness of 218 ⁇ in the stacking direction.
  • FIGS. 29A to 33 are (a) a cross-sectional view of TCPIB, and (b) a cross-sectional view of TCP1A.
  • tape carriers 2a and 2b made of a polyimide resin film are prepared, punched out, and device holes are placed in the tape carrier 2a.
  • tape carriers 2a and 2b are long films wound on reels, and only a part (one for TCP 1A and one for TCP 113) is shown in the figure.
  • the Cu foil is wet-etched to form a lead 5 a on the tape carrier 2 a.
  • the lead 5b is formed on the tape carrier 2b.
  • a Cu foil hole 12a is formed at one end of the through hole 8a, and a Cu foil hole 12b is formed at one end of the through hole 8b.
  • a Cu foil hole 1 2 The diameter of a is smaller than the through hole 8a, and the diameter of the Cu foil hole 12b is smaller than the through hole 8.
  • Cu foil has a smaller thermal expansion coefficient and higher dimensional stability than tape carriers 2a and 2b made of polyimide resin, so it passes through the diameter of Cu foil holes 12a and 12b. If the holes are smaller than the holes 8a and 8b, the positioning of the tape carrier 2a and the tape carrier 2b when using the through holes 8a and 8b in the subsequent process will be highly accurate. Can be done.
  • the bump electrodes 4 formed on the connection terminals of the chip MF and the leads 5a of the tape carrier 2a are collectively connected by a gang bonding method.
  • the bump electrodes 4 formed on the connection terminals of the above and the leads 5b of the tape carrier 2b are collectively connected by a gang bonding method.
  • the thickness is reduced to 5 ⁇ by spin etching.
  • the bump electrode 4 is formed in the final step of the wafer process by using a stud bump bonding method.
  • Lead 5 Since the inner leads of a and 5b are plated with Au or Sn, the lead 5a and the bump electrode 4 and the lead 5b and the bump electrode 4 are connected by Au—Au bonding or Au—S Bonded by n-eutectic bonding.
  • the bonding between the leads 5a and 5b and the bump electrode 4 may be performed by a single point bonding method instead of the gang bonding method.
  • the long tape carriers 2a and 2b are separated into individual pieces using a cutting die, and then the individual tape carriers 2a and 2b are mounted in sockets and subjected to an aging inspection. Sort out. Aging of tape carriers 2a and 2b is performed by applying socket pins to the test pads formed on each part of tape carriers 2a and 2b.
  • the tape carriers 2a and 2b are overlapped so that the positions of the through holes 8a and 8b facing each other exactly match, and then heat-pressed.
  • the chip MF is thinner than the tape carrier 2a
  • the chip AD is thinner than the tape carrier 2b.
  • a and TCP 1 B can be tightly joined.
  • the above-described Cu foil holes 12a and 12b are used for positioning the through hole 8a and the through hole 8b. There is a test pad that is formed on each part of the tape carriers 2a and 2b.
  • solder paste made of a lead (Pb) -tin (Sn) alloy is embedded in the through holes 8a and 8b by screen printing, and the paste Is reflowed to form solder 11 1.
  • solder bump 9 is formed at one end of the through hole 8a of the tape carrier 2a, whereby the stacked TCP shown in FIGS. 1 and 2 is completed.
  • Solder bumps 9 are placed beforehand with the solder bump forming surface of tape carrier 2a facing up.
  • the solder ball formed above is positioned on the through hole 8a, and then the solder ball is formed by reflow.
  • the solder bumps arranged on the surface of the glass substrate may be transferred to the surface of the through hole 8a.
  • the solder bump 9 is made of a lead (Pb) -tin (Sn) alloy having a lower melting point than the solder 11 filled in the through holes 8a and 8b.
  • solder bumps 9 are positioned on the electrodes 15 of the printed wiring board 14, and then the solder bumps 9 are formed. I'll make a riff.
  • the chip MF which forms the computer with the microphone port with flash memory, has more functional blocks and generates more heat than the chip AD, which forms the DRAM on chip logic.
  • Chip MF is arranged.
  • arranging a chip having a large number of connection terminals on the lower side (substrate side) facilitates routing of wiring connecting the chip connection terminals and external connection terminals.
  • the DRAM memory cells formed in the chip AD adopt a stacked capacitor (STC) structure.
  • STC stacked capacitor
  • the multilayer capacitor structure has a lower thermal leakage current and higher thermal reliability than the Braina capacitor structure.
  • the multilayer capacitor structure can prolong the refresh cycle and generate heat. It is also possible to reduce the amount.
  • a radiation fin 16 made of a metal having high thermal conductivity such as A1 may be attached to the upper part of the stacked TCP as shown in FIG. In this case, a chip that generates a large amount of heat is placed above the chip AD (closer to the radiation fins 16).
  • solder 11 is embedded in the through holes 8a and 8b where the directional force is combined (see Figs. 34 and 35).
  • Force S, TCP 1 A, 1 B can be made into one package by the following method.
  • TCP 1 A and TCP 1 B are individually formed according to the method described above.
  • the solder paste l ip is embedded in the through hole 8a of the TCP 1A, and the solder paste 11 p is embedded in the through hole 8b of the TCP 1B. Screen printing is used for embedding the solder paste.
  • the tape carriers 2a and 2b are overlapped and heated and pressed, and the two are joined with an adhesive 10 and the solder paste lip is reflowed to form the through holes 8a and 8b.
  • Solder 11 is formed inside b. Subsequent steps are the same as the above-mentioned manufacturing method.
  • TCP 1A and TCP 1B are temporarily attached with the adhesive force of solder paste 11p, so the stacked TCP 1A and IB are transported to a heating furnace, etc., and both are heated and pressed. In the meantime, the displacement of the facing through holes 8a and 8b can be prevented.
  • tape carriers 2a and 2b are overlapped to form TCP 1A and 1B into one package, and then tape carriers 2a and 2b are drilled.
  • a conductive layer may be formed inside the hole by an electroless plating method.
  • the chips MF and AD can be sealed by a transfer molding method instead of the botting method.
  • the bump electrode of the chip MF is formed according to the method described above. 4 and the leads 5a of the tape carrier 2a are electrically connected, and the bump electrodes 4 of the chip AD and the leads 5b of the tape carrier 2b are electrically connected.
  • the chips MF and AD are sealed with the mold resin 17.
  • the tape carriers 2a and 2b are attached to the molds, respectively.
  • a plurality of chips MF and AD are respectively sealed in multiple units. Epoxy resin is used for the mold resin 17.
  • the entire surface of the chips MF and AD is covered with the mold resin 17, but a structure in which the back surfaces of the chips MF and AD are exposed from the mold resin 17 may be employed.
  • the resin processed into a sheet is applied to the upper surfaces of the tape carriers 2a and 2b and heated and pressed, so that the resin flows into the main and side surfaces of the chips MF and AD.
  • the thickness of the mold resin 17 for sealing the chips MF and AD is extremely small, the case where the back surface of the chips MF and AD is exposed from the mold resin 17 or the entire surface of the chips MF and AD is used. If the thickness of the mold resin 17 is not uniform between the main surface and the back surface of the chip MF, AD, the heat of the chip ⁇ 1F, AD and the mold resin 1 ⁇ If there is a difference in expansion coefficient, TCP 1A and 1B will warp, causing chip cracks and poor connection during board mounting. Accordingly, the mold resin 17 has a low coefficient of thermal expansion, and it is necessary to select a material close to the coefficient of thermal expansion of the chips MF and AD.
  • the tape carriers 2a and 2b are singulated, and each TCP 1A and 1B is subjected to an aging inspection to select non-defective products, and as shown in Fig. 43.
  • the tape carriers 2a and 2b are superimposed and heated and pressed together so that the positions of the facing through holes 8a and 8b exactly match, and the two are joined with an adhesive 10.
  • Solder 11 is formed inside through-holes 8a and 8b, and solder bump 9 is formed at one end of through-hole 8a of tape carrier 2a to complete the laminated TCP.
  • TCPs 1A and 1B are stacked after filling solder 11 inside TCP 1A through hole 8a and TCP 1B through hole 8b, respectively. You can make one package.
  • the chip MF and the chip AD may be sealed simultaneously with the mold resin 17 at the same time.
  • the tape carriers 2a and 2b are superimposed. And then heat and pressure-bond and bond them with adhesive 10: Then, as shown in Fig. 46, chips IF and AD are simultaneously coated with mold resin 17 After soldering, as shown in Fig. 47, solder 11 is formed inside through holes 8a and 8b according to the method described above, and solder bumps are attached to one end of through hole 8a of tape carrier 2a.
  • C to form 9 is
  • the outer diameter dimension accuracy of the sealing portion is improved compared to the method of sealing the chips MF and AD with the botting resin 6. Therefore, also 3 can be manufactured multilayer TCP of uniform shape with high dimensional stability, Ri by the be sealed collectively plurality of chip MF, the AD in multiple-shortened sealing time can do. Furthermore, by making the thickness of the mold resin 17 the same as that of the tape carriers 2a and 2b, there is no gap between TCP 1A and TCP 1B.
  • the laminated TCP of the present invention is replaced with a method in which external connection terminals are formed by solder bumps 9.
  • the external connection terminals can be formed by the leads 5a and 5b.
  • a tape carrier 2a, 2b made of polyimide resin film is punched out to form a device hole 3a in the tape carrier 2a, and a device hole 3b in the tape carrier 2b.
  • the tape carriers 2a and 2b do not have the through holes 8a and 8b as described above.
  • a lead 5a is formed on the tape carrier 2a according to the above-described method, and a lead 5b is formed on the tape carrier 2b, and one end (inner lead portion) is formed.
  • a solder resist 7 is applied to one surface of the tape carrier 2a, and an adhesive 10 is applied to one surface of the tape carrier 2b.
  • the leads 5a and 5b are formed in such a length that their other ends (outer leads) can be used as external connection terminals.
  • the bump electrode 4 of the chip MF and the lead 5a of the tape carrier 2a are electrically connected according to the method described above, and the bump electrode 4 of the chip AD and the lead of the table carrier 2b are electrically connected.
  • the chips MF and AD are sealed with botting resin 6.
  • tape carriers 2a and 2b are singulated, and each TCP 1A and 1B is aged. Good products are selected by inspection.
  • the TCPs 1A and 1B are made into one package by overlapping and joining the tape carriers 2a and 2b according to the method described above, and then, as shown in FIG.
  • the tape carriers 2a and 2b supporting the other ends (outer lead portions) of the leads 5a and 5b are cut and removed.
  • the other ends of the leads 5a and 5b Is formed into a galling shape using a lead molding die. Leads 5a and 5b are molded simultaneously using the same mold.
  • the illustrated stacked TCP has the main surfaces of the chips MF and AD facing upward, it may be placed facing downward. Also, the force of sealing the chips MF and AD with the botting resin 6 As shown in FIG. 55, the chips MF and AD may be sealed with the molding resin 17.
  • the manufacturing process is simplified as compared with the above-mentioned laminated TC # in which the external connection terminals are constituted by the solder bumps 9. Therefore, the manufacturing cost of the stacked TCP can be reduced. Also, since it is not necessary to provide the through holes 5a and 5b in the tape carriers 2a and 2b, the leads 5a and 5b can be easily routed and the manufacturing cost of the tape carriers 2a and 2b can be reduced. It can also be reduced.
  • the time required for forming the external connection terminals can be reduced. Also, connect the other ends (outer leads) of the leads 5a and 5b.
  • the electrodes 15 on the printed wiring board 14 By overlapping and connecting the electrodes 15 on the printed wiring board 14, the area of the electrodes 15 occupying the surface of the printed wiring board 14 can be reduced, and the mounting of the stacked TCP (lead 5 a , 5b and the electrode 15) can be performed once.
  • the leads 5a and 5b which constitute the external connection terminals, may be individually molded using two dies. In this case, as shown in Fig. 56 (chip MF, AD sealed with potting resin 6) and Fig. 57 (chip MF, AD sealed with molding resin 17), two chips MF and AD are sealed.
  • the leads 5 a and 5 b connected to the common connection terminal of AD and AD are connected to the same electrode 15 of the printed wiring board 14.
  • the external connection terminal is formed by forming the other end (outer lead) of the lead 5a formed on the lower TCP 1A into a gull-wing shape, and the TCP 1A and TCP 1A
  • the electrical connection with B is made through a c- gull wing-shaped lead that is made through solder 11 embedded in the through holes 8a and 8b formed in the tape carriers 2a and 2b.
  • the stress applied to the connection between the stacked TCP and the printed wiring board due to the difference in thermal expansion coefficient between them is absorbed and relaxed by the deformation of the flexible lead.
  • the connection reliability with the board is higher than the structure where the external connection terminals are composed of solder bumps.
  • the package of the present invention can be individually mounted on the printed wiring board 14 without forming the TCP 1A and the TCP 1B into one package.
  • the mounting density is lower than that of the stacked TCP in which TCPs 1A and 1B are packaged in one package, the process of stacking TCPs 1A and 1B into one package is unnecessary. The manufacturing cost of the package can be reduced.
  • the stacked TCP of the present invention is used in a PGA (Pin Grid Array) type package as shown in FIG. 60, instead of a method in which external connection terminals are formed by solder bumps 9 and leads 5a and 5b.
  • the external connection terminal can also be configured with pin 18.
  • the surface of the bottle 1 8 is decorated plated such as S n (tin), the through-hole 8 a, 8 b leads have you inside of 5 a and Z or the lead 5 b and 3 electrically connected
  • the chip MF and the lead 5a and the chip AD and the lead 5b can be connected by using an anisotropic conductive film.
  • an anisotropic conductive film To manufacture a laminated TCP using an anisotropic conductive film, first, as shown in Fig. 61, the device hole 3a, the through hole 8a and the lead 5a are formed in the tape carrier 2a according to the method described above. After forming device holes 3b, through holes 8a and leads 5b on the tape carrier 2b, a solder resist 7 is applied on one side of the tape carrier 2a, and one side of the tape carrier 2b is formed. Adhesive 10 is applied to the substrate.
  • the anisotropic conductive film 19a which has been cut to the same size as the device hole 3a of the tape carrier 2a in advance, is projected into the device hole 3a. Position it on one end (inner lead part) of lead 5a.
  • an anisotropic conductive film 19b which has been cut to the same size as the device hole 3b of the tape carrier 2b in advance, is provided with one end 19b of the lead 5b protruding into the inside of the device hole 3b. (Inner lead part).
  • the chip MF on which the bump electrodes 4 are formed is positioned on the anisotropic conductive film 19 a with the main surface facing down, and then the anisotropic conductive film 1 is positioned.
  • bump electrode 4 and lead 5a are electrically connected via conductive particles in anisotropic conductive film 19a.
  • the anisotropic conductive film 19 b is heated and pressed.
  • the bump electrode 4 and the lead 5b are electrically connected via conductive particles in the anisotropic conductive film 19b.
  • the tape carriers 2a and 2b are separated into individual pieces, and each TCP 1 A, 1 B is subjected to aging inspection to select good products.
  • the tape carriers 2a and 2b are superimposed according to the above-described method to form TCPs 1A and 1B into one package, and then, as shown in Fig. 65, Solder 11 is filled in 8a and 8b, and solder bump 9 is formed at one end of snorkel hole 8a.
  • the various stacked TCPs of the present invention described above are applicable not only to the case where the chip MF and the chip AD are combined, but also to the above-described configuration examples of the chip MFA + chip D, the chip MFA + chip AD, the chip IF + chip D, and the like. Of course, you can.
  • the stacked TCP of the present invention can also be applied to a case where three or more chips are stacked. it can,,
  • the stacked TC II shown in Fig. 66 has a chip MF that forms a microcomputer and a flash memory encapsulated in a TC II, and two chips D 0 2 that form only DRAM are connected to two chips.
  • It has a stacked TCP structure in which it is sealed in TCP 1D, and these three TCPs 1A, 1C, and 1D are vertically overlapped and joined together.
  • the chip MF sealed in the lowermost layer TCP 1A is placed in the device hole 3a of the tape carrier 2a with its main surface (element forming surface) facing upward, and the peripheral portion of the main surface.
  • the tape carrier 2a is electrically connected to one end (inner lead portion) of a lead 5a formed on one surface of the tape carrier 2a via a bump electrode 4 formed on the tape carrier 2a.
  • the chip is sealed with a mold resin 17.
  • the lead 5a formed on one surface of the tape carrier 2a has a pattern as shown in FIG.
  • TCP 1 C sealing chip D On top of TCP 1 A, TCP 1 C sealing chip D, is laminated, and further on top, TCP 1 D sealing chip D 2 is laminated.
  • Tip D sealed in TC P 1 C! Is disposed in a device hole 3c opened in the center of the tape carrier 2c with its main surface facing upward, and via a bump electrode 4 formed in the center of the main surface of the tape carrier 2c. It is electrically connected to one end (inner-lead portion) of a lead 5c formed on one surface of the tape carrier 2c.
  • the chip D 2 sealed in the TCP 1 D is arranged with its main surface facing upward in a device hole 3 d opened in the center of the tape carrier 2 d.
  • the lead 5c formed on one surface of the tape carrier 2c has a pattern as shown in FIG. 68, and the lead 5d formed on one surface of the tape carrier 2d is formed as shown in FIG. It has a pattern.
  • the multilayer TCP is the three-chip MF, D "common D 2 to (i.e. having the same function) through a connection terminal (pin) disposed at the same position of the tape carrier 2 a, 2 c, 2 d Electrical connection through holes 8a, 8c, 8d
  • the lead 5a formed on the carrier 2a has a structure in which the lead 5a is commonly drawn to the outside (blind wiring board) through the other end (outer lead).
  • the external connection terminals can be composed of solder bumps, pins, etc., in addition to the leads.
  • FIG. 67 shows the connection terminal numbers (1 to 144) formed on the chip MF and the tape carrier. The number (1 to 144) of the through hole 8a formed in 2a is given. In FIG.
  • Figure 69 is a number of connection terminals formed on the chip D 2 (1-46) and a tape carrier 2 d to form through holes 8 d number (1 to 144) are then Togazuke.
  • the same numbers are assigned to the through horns 8a, 8c, and 8d arranged at the same position on the tape carriers 2a, 2c, and 2d ::
  • the package of the present invention is not limited to the above-described structure, and various design changes can be made to its details.
  • a structure is adopted in which the chip ⁇ ' ⁇ F sealed in TCP 1A and the lead 5a formed in the table carrier 2a are electrically connected by the Au wire 20. You can also.
  • the chip MF and chip AD are not packaged in one package, but are individually sealed in a QFP (Quad Flat package) type package and printed wiring It can also be mounted on the substrate 14.
  • QFP Quad Flat package
  • the package according to the present invention includes devices and systems such as multimedia devices and information home appliances, for example, a force navigation system as shown in FIG. 73, a D-ROM (Compact Disk ROM) driving device as shown in FIG. 74, and FIG. It is used for a game device as shown in FIG. 1, a PDA (Personal Digital Assistance) as shown in FIG. 76, a mobile communication device as shown in FIG. Figure 73 is a functional block diagram showing an example of the internal configuration of the car navigation system. is there.
  • This car navigation system includes a control unit, a display unit connected to the control unit, a GPS and a CD-ROM.
  • the control unit consists of a main CPU, program EPROM (4M), work RAM (SRAM: 1M), I / O control circuit, ARTOP, image RAM (DRAM: 4M), CG (Computer Graphics) ROM ( It consists of a mask ROM: 4M), a gate array, and the like, and the display unit consists of a slave microcomputer, TFT, and so on.
  • the main CPU of the control unit controls according to a control program stored in a program EPROM.
  • the control unit compares the position information by GPS, which measures the position of the car between the satellite and the ground station, and the map information stored on the CD-ROM via the I / O control circuit and the gate array. Input and store this information in work RAM.
  • the processing of arranging the position of the car on the map based on the position information and the map information stored in the work RAM is performed by ARTOP, and this image information is obtained.
  • image RAM Store in image RAM.
  • the image information stored in the image RAM is passed to the display unit, and the display unit displays the image information on a TFT screen based on the control of the computer with the slave microphone, so that the vehicle information is displayed. An image whose position is arranged on a map can be displayed.
  • the main CPL is configured by a processor
  • the program EP ROM is configured by a flash memory
  • the ART ⁇ P is configured by a logic circuit using an ASIC.
  • the chip AD of the present embodiment can be used for this block by using an MFA, configuring the image RAM with DRA 1 and the gate array with a logic circuit using an ASIC. It is also possible to simply use a chip MF for the main CPU and program EPROM, and a chip D for the image RAM.
  • Fig. 74 is a functional block diagram showing an example of the internal configuration of a CD-ROM drive.
  • This CD-ROM drive has a microcomputer including a flash memory, a pre-servo circuit, a signal processing circuit, a ROM decoder, a host IZF, a pre-servo circuit, and a signal processing circuit, which are bidirectionally connected to the microcomputer. It consists of a pickup, SRAM connected in the direction, a D / A connected to the ROM decoder, and a buffer RAM connected to the host I / F.
  • a motor M for driving a CD-ROM is connected to the signal processing circuit, and signals from the CD-ROM are read by a pickup. The rotation of this motor is controlled by the signals of the mini servo circuit and the signal processing circuit.
  • DZA is connected to the slipper.
  • the CD-ROM drive is connected to the host computer via the host IZF.
  • the signal of the CD-ROM is read by a pickup under the control of a microcomputer, the read information is processed by a signal processing circuit, and the processed information is stored in an SRAM.
  • the information stored in SRA ⁇ i can be decoded by the R ⁇ VI decoder, converted to an analog signal via D / A, output from the speaker, and stored in the buffer RAM. After storing temporarily, it can be output to the host computer via the host I7F.
  • the chip MFA of the present embodiment is used for a block portion of a microcomputer including a flash memory, a signal processing circuit, and the like, and a block portion of a buffer RAM and a host I / F.
  • the chip AD of the present embodiment can be used.
  • the chip MF can be simply used for a microcomputer part including a flash memory
  • the chip D can be used for a buffer RAM part.
  • FIG. 75 is a functional block diagram showing an example of the internal configuration of the game device.
  • This game machine has a main unit control unit, a speaker connected to the main unit control unit, a display RAM (SDRAM: 4 M) connected to a CD-R ⁇ M, ROM cassette, and CRT, DRAM: 4M) and keyboard.
  • the main unit controls are the main CP, system ROM (mask ROM: 16M), DRAM (SDRA-VI: 4M), RAM (SRAM: 256k), sound processor, graphics processor, image compression processor, I It is composed of a DA control circuit.
  • the main CPU of the main unit control unit is controlled according to a control program stored in the system ROM.
  • CD-ROM, ROM cassette Image and audio information and instruction information from the keyboard are input via the IZ ⁇ control circuit, and these information are stored in DRAM and RAM.
  • the information is processed into audio and video signals using a sound processor and a graphic processor, respectively.
  • the audio signals are output as audio from speakers, and the video signals are temporarily stored in the display RAM and then displayed on the CRT screen. Can be displayed as an image.
  • the video signal is used by being compressed in the amount of information by an image compression processor and stored in a buffer RAM.
  • the chip MFA of the present embodiment is used for blocks such as a main CPU, a system ROM, a sound processor, and a graphic processor, and the present embodiment is used for blocks such as a DRAM and an image compression processor. It is also possible to use chip AD in the form of chip MF, DRAM, R ⁇ 1 for the part of main CPU, system ROM, chip I) for the part of buffer RAM, etc. it can.
  • FIG. 76 is a functional block diagram showing an example of the internal configuration of the PDA.
  • This PDA consists of a microcomputer including a flash memory consisting of a graphic control circuit, a handwriting input circuit, a memory control circuit, a security management circuit, and a communication control circuit; an LCD connected to the microcomputer's graphic control circuit; Digitizer via A / D connected to power circuit, system memory (mask ROM: 16) connected to memory control circuit, IC card connected to security management circuit, IR connected to communication control circuit It consists of IF, RS-232C, PCMCIA card via PCMCIA control circuit.
  • This microcomputer is connected to PHS, GSM, ADC, etc. from a communication control circuit via a network.
  • This PDA is controlled by a memory control circuit according to a control program stored in a system memory, converts information written using a digitizer into digital signals by A / D, and stores it in a handwriting input circuit.
  • the information stored in the handwriting input circuit can be displayed on an LCD screen after signal processing using a graphic control circuit. Information such as quality management information can also be displayed on the LCD screen via the graphic control circuit.
  • communication with PHS, GS, ADC, etc. can be performed by controlling a communication control circuit via a network, and a PCMCIA card via an IR-IF, RS_232C, PCMCIA control circuit, etc. Can also be imported into the micro-computer. Further, information of the IC card is used for security management by the security management circuit 3
  • the chip MFA of the present embodiment is used for a block portion of a micro computer including a flash memory including a graphic control circuit, a handwriting input circuit, a memory control circuit, a security management circuit, and a communication control circuit. It is; also simply, c can also such as by using Chi Tsu Bed D graphic control circuit, a part of the handwritten input circuit
  • FIG. 77 is a functional block diagram showing an example of the internal configuration of the mobile communication device.
  • This mobile communication device consists of a CPU including flash memory, a CH codec, LCD controller / driver, and IC card connected to this CPU, and an RF / RF card connected to the CH codec and connected via a modem. It consists of an IF, a speech codec, and an LCD connected to the LCD controller / driver. An antenna is connected to the RF / IF, and a speaker and a microphone are connected to the speech codec.
  • control is performed by a program stored in a flash memory of a CPU, and when a signal is received, a signal from an antenna is received via RF / IF and modulated using a modem. Then, the modulated signal is converted into an audio signal using a CH codec and a speech codec, and can be output as audio from a speaker.
  • the voice signal from the microphone is converted using a speech codec and CH codec, demodulated using a modem, and then transmitted from the antenna via RF / IF. can do.
  • the chip MFA of the present embodiment is used for a block portion such as a CP controller and a CH codec, and an LCD controller / driver is provided.
  • the chip AD of the present embodiment can be used. It is also possible to simply use a chip MF for the CPU part.
  • the semiconductor device composed of the combination of the chip MF, the chip 1FA, the chip AD, the chip D, and the like includes a power acquisition system, a CD-ROM drive, a game device, a PDA, It can be widely applied to multimedia devices such as mobile communication devices, devices and systems such as information home appliances.
  • the number of external connection terminals is reduced by using a package structure in which two types of chips, a chip MF using a CPU and a flash memory, and a chip D using a DRAM, are packaged separately.
  • the mounting area can be reduced by integrating two types of chips into a single package, and the cost of semiconductor devices can be reduced: In addition, the cost of equipment and systems using this semiconductor device can be reduced. .
  • the chip MF and chip D each have a chip MFA or chip AD with a built-in logic circuit such as an ASIC, and if the DRAM is a synchronous DRAM, the external connection terminals must be shared. Therefore, the number of external connection terminals can be further reduced and cost can be reduced.
  • weight control is unnecessary by using a chip AD equipped with a DRAM and a logic circuit such as ASIC, so that external
  • the access operation from the logic circuit to the DRAM can be performed during the DRAM self-refresh period, the speed of data transfer between the external device and the chip AD can be increased.
  • the CPU itself controls the time and realizes one clock cycle, it is not necessary to exchange wait signals, so that high-speed access can be performed. Further, the speed of processing in equipment and systems using the semiconductor device can be increased.
  • chip AD On which DRAM and logic circuits are mounted
  • chip MF on which CPU and flash memory are mounted
  • chip MFA chip MFA
  • the processing timing itself can be controlled from the CPU, that is, the processing timing itself can be known in the CPU program. This makes it easy to create a semiconductor device program.
  • Using a general-purpose DRAM interface enables high-speed operation of chip AD with DRAM and logic circuits, chip MF and chip MFA with CPU and flash memory, etc. Can be directly connected.
  • the process load is reduced by dividing DRAM, logic, flash memory, etc. with different power levels into two or more chips, so that these are mixedly mounted on one chip. As a result, the manufacturing cost of the chip can be significantly reduced.
  • the chip mounting area is reduced by mounting two types of chips, a chip MF using a CPU and a flash memory, and a chip D using a DRAM, in an ultra-thin stacked package to form a single package. It can be significantly reduced.
  • the semiconductor device employs, from an MCVI approach, a first chip in which a flash memory is further formed on a microcomputer including a CPU, and further a logic circuit such as an AS IC, a DRAM, Furthermore, in a package structure in which a plurality of types of semiconductor chips, such as one or more second chips forming a logic circuit such as an AS IC, are housed in the same package so that signals can be input / output to each other, In terms of circuit, the number of external connection terminals is reduced by the functional block configuration. It is useful for semiconductor devices that can reduce the mounting area by making one type of chip into one package and can reduce costs. Furthermore, multimedia devices, information home appliances, and other devices and systems using this semiconductor device It can be widely applied to such applications.

Abstract

Cette invention concerne un procédé utilisant des semi-conducteurs et destiné à un emballage stratifié qui comprend, d'une part, une puce à semi-conducteur sur laquelle sont formées au moins une UCT et une mémoire flash et, d'autre part, une ou plusieurs puces à semi-conducteur sur lesquelles sont formées des mémoires DRAM. Ce procédé consiste à structurer les couches conductrices formées sur les supports de type bande, ceci de manière à ce que les conducteurs dépassent dans les trous du dispositif sur un côté, et à ce qu'ils soient connectés aux trous traversants pratiqués dans les supports de type bande de l'autre côté. On scelle ensuite les puces à semi-conducteur à l'aide d'une résine, ceci après avoir soudé les conducteurs aux bornes des puces de manière à effectuer les connexions électriques. Les supports de type bande sont empilés en s'assurant que leurs trous traversants soient alignés, ces trous étant ensuite remplis d'un conducteur afin d'effectuer les connexions électriques. On procède enfin à la formation des bornes externes qui sont connectées aux trous traversants sur l'une de leurs extrémités.
PCT/JP1996/003547 1996-12-04 1996-12-04 Procede de fabrication d'un dispositif a semi-conducteur WO1998025305A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU10401/97A AU1040197A (en) 1996-12-04 1996-12-04 Method for manufacturing semiconductor device
JP52542998A JP4025372B2 (ja) 1996-12-04 1996-12-04 半導体装置
PCT/JP1996/003547 WO1998025305A1 (fr) 1996-12-04 1996-12-04 Procede de fabrication d'un dispositif a semi-conducteur
TW085116158A TW326559B (en) 1996-12-04 1996-12-27 The manufacturing method for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP1996/003547 WO1998025305A1 (fr) 1996-12-04 1996-12-04 Procede de fabrication d'un dispositif a semi-conducteur

Publications (1)

Publication Number Publication Date
WO1998025305A1 true WO1998025305A1 (fr) 1998-06-11

Family

ID=14154176

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1996/003547 WO1998025305A1 (fr) 1996-12-04 1996-12-04 Procede de fabrication d'un dispositif a semi-conducteur

Country Status (4)

Country Link
JP (1) JP4025372B2 (fr)
AU (1) AU1040197A (fr)
TW (1) TW326559B (fr)
WO (1) WO1998025305A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005183914A (ja) * 2003-12-15 2005-07-07 Hynix Semiconductor Inc フラッシュメモリ素子の製造方法
JP2006303079A (ja) * 2005-04-19 2006-11-02 Akita Denshi Systems:Kk 積層型半導体装置及びその製造方法
US7442959B2 (en) 2000-12-15 2008-10-28 Hitachi, Ltd. Semiconductor device having identification number, manufacturing method thereof and electronic device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6481348A (en) * 1987-09-24 1989-03-27 Hitachi Maxell Manufacture of semiconductor device
JPH0286159A (ja) * 1988-09-22 1990-03-27 Hitachi Ltd 半導体装置
JPH02198148A (ja) * 1989-01-27 1990-08-06 Hitachi Ltd 半導体装置及びその製造方法
JPH04280667A (ja) * 1991-03-08 1992-10-06 Hitachi Ltd 高集積半導体装置
JPH06151683A (ja) * 1992-04-08 1994-05-31 Hitachi Maxell Ltd 積層半導体装置ならびにその製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6481348A (en) * 1987-09-24 1989-03-27 Hitachi Maxell Manufacture of semiconductor device
JPH0286159A (ja) * 1988-09-22 1990-03-27 Hitachi Ltd 半導体装置
JPH02198148A (ja) * 1989-01-27 1990-08-06 Hitachi Ltd 半導体装置及びその製造方法
JPH04280667A (ja) * 1991-03-08 1992-10-06 Hitachi Ltd 高集積半導体装置
JPH06151683A (ja) * 1992-04-08 1994-05-31 Hitachi Maxell Ltd 積層半導体装置ならびにその製造方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7442959B2 (en) 2000-12-15 2008-10-28 Hitachi, Ltd. Semiconductor device having identification number, manufacturing method thereof and electronic device
JP2005183914A (ja) * 2003-12-15 2005-07-07 Hynix Semiconductor Inc フラッシュメモリ素子の製造方法
JP2006303079A (ja) * 2005-04-19 2006-11-02 Akita Denshi Systems:Kk 積層型半導体装置及びその製造方法
JP4704800B2 (ja) * 2005-04-19 2011-06-22 エルピーダメモリ株式会社 積層型半導体装置及びその製造方法

Also Published As

Publication number Publication date
AU1040197A (en) 1998-06-29
JP4025372B2 (ja) 2007-12-19
TW326559B (en) 1998-02-11

Similar Documents

Publication Publication Date Title
JP3619523B2 (ja) 半導体装置
US6492719B2 (en) Semiconductor device
JP4381779B2 (ja) マルチチップモジュール
CN100592509C (zh) 半导体装置及胶囊型半导体封装
US9355976B2 (en) Semiconductor memory chips and stack-type semiconductor packages including the same
EP1001465A2 (fr) Mémoire à multi-puces et méthode associée
JP2004221215A (ja) 半導体装置
US20150113356A1 (en) System-in-package module with memory
CN103270588A (zh) 具有嵌入式层叠硅通孔管芯的衬底
JP4836110B2 (ja) マルチチップモジュール
CN106971991A (zh) 堆叠的半导体器件及其制造方法
JP2003124432A (ja) 半導体装置及びその半導体装置を組み込んだ電子装置
US10388630B2 (en) Semiconductor devices with duplicated die bond pads and associated device packages and methods of manufacture
WO1998025271A1 (fr) Dispositif comprenant un circuit integre a semi-conducteur
JP3942198B2 (ja) 半導体集積回路装置
WO1998025305A1 (fr) Procede de fabrication d'un dispositif a semi-conducteur
JP4410380B2 (ja) 特定用途向け半導体集積回路の設計方法および特定用途向け半導体集積回路設計用回路ブロックライブラリ
JP5539156B2 (ja) 半導体集積回路装置
JP2007134686A (ja) 半導体集積回路装置
JP2006155650A (ja) 半導体集積回路装置
JPH1167817A (ja) 半導体メモリ
JP2006114920A (ja) 半導体集積回路装置
TWI589032B (zh) 具有記憶體的系統級封裝記憶體模組
Koh Memory device packaging-from leadframe packages to wafer level packages
JP2002237567A (ja) 半導体装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AU BA BB BG BR CA CN CU CZ EE GE HU IL IS JP KR LC LK LR LT LV MG MK MN MX NO NZ PL RO SG SI SK TR TT UA US UZ VN AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase