US9165678B2 - Semiconductor memory device and method for operating the same - Google Patents

Semiconductor memory device and method for operating the same Download PDF

Info

Publication number
US9165678B2
US9165678B2 US14/286,688 US201414286688A US9165678B2 US 9165678 B2 US9165678 B2 US 9165678B2 US 201414286688 A US201414286688 A US 201414286688A US 9165678 B2 US9165678 B2 US 9165678B2
Authority
US
United States
Prior art keywords
test
signal
public
response
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/286,688
Other languages
English (en)
Other versions
US20150170761A1 (en
Inventor
Chun-Seok Jeong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Jeong, Chun-seok
Publication of US20150170761A1 publication Critical patent/US20150170761A1/en
Application granted granted Critical
Publication of US9165678B2 publication Critical patent/US9165678B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/46—Test trigger logic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation

Definitions

  • Exemplary embodiments of the present invention relate to a semiconductor design technology, and more particularly, to a semiconductor memory device that supports a test mode accessible from the exterior.
  • a synchronous semiconductor memory device uses a mode register and a mode register set (MRS).
  • the mode register programs and stores data for controlling various operation modes of the synchronous semiconductor memory device.
  • the operation modes or characteristics of a conventional semiconductor memory device are decided by an inputted control signal.
  • a central processing unit CPU presets an operation mode of the synchronous semiconductor memory device to be used later, that is, CAS latency (column address strobe latency) or a burst length, and accesses the synchronous semiconductor memory device.
  • Such an operation mode is set and stored in the mode register, and a set of a series of mode registers is called a mode register set (MRS).
  • MRS mode register set
  • the MRS codes are generated by a combination of addresses.
  • the MRS codes are generated by the combination of addresses and respective operation modes of a semiconductor memory device are decided corresponding to the generated MRS codes.
  • Such MRS codes are standardized by JEDEC.
  • MRS codes for testing a semiconductor memory device designed in a semiconductor design process are necessary, which are called test MRS codes.
  • FIG. 1 is a table of MRS codes of a semiconductor memory device according to the conventional art.
  • table values of the MRS codes are decided by a combination of signals applied through address pads BA2 to BA0 and A15 to A0.
  • a signal TM of the address pad A7 is used in order to control entrance to a test mode of the semiconductor memory device. That is, the semiconductor memory device performs a normal operation when the value of the signal TM is ‘0’, and performs a test mode operation when the value of the signal TM is ‘1’.
  • test mode operation When the value of the signal TM is ‘1’ and the semiconductor memory device performs the test mode operation, methods for inputting test operation codes used in a test mode to the semiconductor memory device differ between fabricating companies of the semiconductor memory device. That is, since detailed internal operations of the semiconductor memory device differ between the fabricating companies and methods for testing the operations are very complicated, the test methods performed on the semiconductor memory device are not accessible from the exterior of the semiconductor memory device.
  • Various embodiments of the present invention are directed to a semiconductor memory device that supports a test mode accessible from the exterior and a method for operating the same.
  • a semiconductor memory device may include: an operation control block suitable for controlling an entrance/escape to/from a test public mode and a test application mode in response to a first preset command and an address signal that is inputted through an address pad; a test normal input block suitable for receiving the address signal as a test operation signal in response to the first preset command in the test application mode; a test public input block suitable for receiving a data signal, which is inputted through a data pad, as the test operation signal in response to a second preset command in the test public mode; and an internal circuit suitable for performing a preset test operation in response to the test operation signal in the test application mode.
  • a method for operating a semiconductor memory device may include: entering a test application mode based on an address signal that is inputted through an address pad in response to a first preset command after power-up; escaping from the test application mode and entering a test public mode based on the address signal in response to the first preset command in the test application mode; generating a test operation signal based on a data signal that is inputted through a data pad in response to a second preset command in the test public mode; escaping from the test public mode and entering the test application mode based on the address signal in response to the first preset command in the test public mode; and applying a preset test operation to an internal circuit in response to the test operation signal in the test application mode.
  • a semiconductor memory device may include: an operation control block suitable for generating a test application signal and a test public mode signal indicating a test application mode and a test public mode, respectively, in response to a first command and an address signal inputted through an address pad in response to the first command; a test normal input block suitable for generating a test operation signal based on the address signal in response to the test application signal; a test public input block suitable for generating the test operation signal based on a data signal, which is inputted through a data pad in response to a second command, in response to the test public mode signal; and an internal circuit suitable for performing a test operation in response to the test operation signal.
  • a semiconductor memory device may enter a public test mode under the control of an exterior source and perform a test mode operation through a normal memory access protocol such as a data input operation.
  • FIG. 1 is a table of MRS codes of a semiconductor memory device according to the conventional art.
  • FIG. 2 is a block diagram illustrating the configuration of a circuit that performs a test mode operation using a MRS code in a general semiconductor memory device.
  • FIG. 3 is a timing diagram for explaining the operation of a circuit that performs a test mode operation using a MRS code in a general semiconductor memory device illustrated in FIG. 2 .
  • FIG. 4 is a block diagram illustrating the configuration of a circuit that performs a test mode operation using a MRS code in a semiconductor memory device in accordance with an embodiment of the present invention.
  • FIG. 5 is a circuit diagram illustrating the detailed configuration of a latch section of elements of a circuit that performs a test mode operation using a MRS code in a semiconductor memory device illustrated in FIG. 4 in accordance with an embodiment of the present invention.
  • FIG. 6 is a timing diagram for explaining the operation of a circuit that performs a test mode operation using a MRS code in a semiconductor memory device illustrated in FIG. 4 in accordance with an embodiment of the present invention.
  • FIG. 7 is a detailed block diagram illustrating the configuration of a serial/parallel conversion section of elements of a circuit that performs a test mode operation using a MRS code in a semiconductor memory device illustrated in FIG. 4 in accordance with an embodiment of the present invention.
  • FIG. 8 is a block diagram including a command selection section selectively addable to a circuit that performs a test mode operation using a MRS code in a semiconductor memory device illustrated in FIG. 4 in accordance with an embodiment of the present invention.
  • first layer is referred to as being “on” a second layer or “on” a substrate, it not only refers to a case where the first layer is formed directly on the second layer or the substrate but also a case where a third layer exists between the first layer and the second layer or the substrate.
  • FIG. 2 is a block diagram illustrating the configuration of a circuit that performs a test mode operation using a MRS code in a general semiconductor memory device.
  • the circuit that performs the test mode operation using the MRS code in the general semiconductor memory device includes an operation control block 200 , a test input block 220 , and an internal circuit 240 .
  • the test input block 220 includes a test signal generation unit 222 and a test application unit 224 .
  • the test signal generation unit 222 includes a test decoding section 2222 , a first test encoding section 2224 , a second test encoding section 2226 , and a test operation signal generation section 2228 .
  • the test application unit 224 includes a test code output section 2242 , a test operation signal output section 2244 , and a latch section 2246 .
  • the operation control block 200 generates a test application signal TMRS and test selection signals TMREG ⁇ 0:6> for controlling an operation of a test application mode in response to a MRS command MRSCMD inputted through a command pad 250 and an address signal ADDRESS inputted through an address pad 260 .
  • the test application signal TMRS is used to control entrance/escape to/from the test application mode. That is, in a period in which the test application signal TMRS is activated, the operation control block 200 enters the test application mode, and in a period in which the test application signal TMRS is deactivated, the operation control block 200 escapes from the test application mode.
  • the test selection signals TMREG ⁇ 0:6> are used to select a test operation in the entrance period of the test application mode. At this time, the test selection signals TMREG ⁇ 0:6> are applied to the test input block 220 and are used to determine whether to activate a test operation signal TM.
  • the test input block 220 receives the address signal ADDRESS, which is inputted through an address pad 260 , as the test operation signal TM in response to the MRS command MRSCMD, which is inputted through the command pad 250 , in the state in which the operation control block 200 has entered the test application mode.
  • the address signal ADDRESS is decoded as the test selection signals TMREG ⁇ 0:6> by the operation control block 200 , it is noted that the test input block 220 performs an operation for receiving the test selection signals TMREG ⁇ 0:6> and determining whether to activate the test operation signal TM.
  • the test signal generation unit 222 selectively generates test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> or test setting signals TMSET and TMRESET based on the address signal ADDRESS, which is inputted through the address pad 260 , in response to the MRS command MRSCMD, which is inputted through the command pad 250 , in the state in which the operation control block 200 has entered the test application mode.
  • test signal generation unit 222 generates the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> or the test setting signals TMSET and TMRESET based on the test selection signals TMREG ⁇ 0:6>, which are inputted in response to the MRS command MRSCMD, in the state in which the test application signal TMRS has been activated and the operation control block 200 has entered the test application mode.
  • the test setting signals TMSET and TMRESET are not generated at the time point at which the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are generated, and the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are not generated at the time point at which the test setting signals TMSET and TMRESET are generated.
  • the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are generated based on the test selection signals TMREG ⁇ 0:6> inputted in response to the first MRS command MRSCMD, and at this time point, the test setting signals TMSET and TMRESET are not generated.
  • test setting signals TMSET and TMRESET are generated based on the test selection signals TMREG ⁇ 0:6> inputted in response to the second MRS command MRSCMD, and at this time point, the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are not generated.
  • the test decoding section 2222 decodes the test selection signals TMREG ⁇ 0:6> in the state in which the test application signal TMRS has been activated, and generates signal selection setting signals TSET ⁇ 1:3>, first test selection signals TRG 234 ⁇ 0:7>, and second test selection signals TRG 56 ⁇ 0:6>.
  • the first test encoding section 2224 generates test normal upper signals TCM ⁇ 0:6> in response to a first signal TSET ⁇ 1> of the signal selection setting signals TSET ⁇ 1:3>, the first test selection signals TRG 234 ⁇ 0:7>, and the second test selection signals TRG 56 ⁇ 0:6>.
  • the second test encoding section 2226 generates test normal lower signals TANL ⁇ 0:7> in response to a second signal TSET ⁇ 2> of the signal selection setting signals TSET ⁇ 1:3>, the first test selection signals TRG 234 ⁇ 0:7>, and the second test selection signals TRG 56 ⁇ 0:6>.
  • the test operation signal generation section 2228 generates the test setting signals TMSET and TMRESET in response to a third signal TSET ⁇ 3> of the signal selection setting signals TSET ⁇ 1:3>, the first test selection signals TRG 234 ⁇ 0:7>, and the second test selection signals TRG 56 ⁇ 0:6>.
  • test selection signals TMREG ⁇ 0:6> are decoded/divided into the first test selection signals TRG 234 ⁇ 0:7> and the second test selection signals TRG 56 ⁇ 0:6> to be encoded separately, so that many test operations are selected using a MRS code of limited bits. That is, the detailed configuration of the aforementioned test signal generation unit 222 is an illustrative example only, and it may be realized by different schemes in an actual semiconductor memory device, in order to decode/encode the address signal ADDRESS inputted through the address pad 260 .
  • the test application unit 224 outputs the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> as the test operation signal TM in response to a test set signal TMSET of the test setting signals TMSET and TMRESET in the state in which the operation control block 200 has entered the test application mode.
  • the test code output section 2242 receives the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> generated from the test signal generation unit 222 , and stores the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> in the latch section 2246 .
  • the test operation signal output section 2244 receives the test setting signals TMSET and TMRESET generated from the test signal generation unit 222 , and controls the operation of the latch section 2246 .
  • the latch section 2246 latches the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7>.
  • the latch section 2246 determines whether to activate the test operation signal TM based on the latched test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> in response to the test set signal TMSET of the test setting signals TMSET and TMRESET.
  • the latch section 2246 is initialized in response to a test initialization signal TMRESET of the test setting signals TMSET and TMRESET.
  • the internal circuit 240 performs a preset test operation in response to the test operation signal TM.
  • FIG. 2 illustrates that one internal circuit performs a test operation in response to the test operation signal TM.
  • a plurality of internal circuits 240 are included in the semiconductor memory device, and a plurality of test operation signals TM for performing a test operation are used in the respective internal circuits 240 . That is, FIG. 2 illustrates the configuration of receiving the address signal ADDRESS and generating one test operation signal TM. This is for simplifying the operation for receiving the address signal ADDRESS and determining whether to activate one of the plurality of test operation signals TM.
  • a plurality of circuits such as the test input block 220 commonly receive the address signal ADDRESS and activate some of the plurality of test operation signals TM and deactivate the others of the plurality of test operation signals TM based on values of the address signal ADDRESS.
  • FIG. 3 is a timing diagram for explaining the operation of the circuit that performs the test mode operation using the MRS code in the general semiconductor memory device illustrated in FIG. 2 .
  • the MRS command MRSCMD is sequentially inputted a number of times, and the operation of the test application mode is decided depending on the values of the address signal ADDRESS in response to the respective MRS commands MRSCMD.
  • the address signal ADDRESS inputted in response to the first MRS command MRSCMD has a value of ‘A1’. Accordingly, the test input block 220 sets values of the test normal upper signals TCM ⁇ 0:6>. At this time point, values of the test normal lower signals TANL ⁇ 0:7> are not set. The set values of the test normal upper signals TCM ⁇ 0:6> are stored in the latch section 2246 and are substantially maintained as is in a next operation.
  • the test input block 220 sets values of the test normal lower signals TANL ⁇ 0:7>.
  • the set values of the test normal upper signals TCM ⁇ 0:6> are not affected.
  • the set values of the test normal lower signals TANL ⁇ 0:7> are stored in the latch section 2246 together with the test normal upper signals TCM ⁇ 0:6>, and are substantially maintained as is in a next operation.
  • the address signal ADDRESS is inputted through the address pad 260 in several steps in response to the MRS commands MRSCMD. That is, in order to receive the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> including a relatively large number of bits as compared with the address signal ADDRESS, the address signal ADDRESS is inputted in several steps.
  • FIG. 3 illustrates that the address signal ADDRESS is inputted in two steps. However, this is for illustrative purposes only. The address signal ADDRESS may be inputted in a larger number of steps or a smaller number of steps.
  • the test input block 220 pulses the test set signal TMSET of the test setting signals TMSET and TMRESET.
  • whether to activate the test operation signal TM is determined in response to the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> having the set values stored in the latch section 2246 .
  • FIG. 3 illustrates that the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> stored in the latch section 2246 activate the test operation signal TM, and only some of the plurality of test operation signals TM are in an activated state as illustrated in FIG. 3 .
  • FIG. 3 illustrates only the state in which the semiconductor memory device has already entered the test application mode. That is, before the operation illustrated in FIG. 3 is performed, the address signal ADDRESS may be inputted in response to the MRS command MRSCMD and have values other than the ‘A1’, the ‘A2’, and the ‘A3’ illustrated in FIG. 3 , and the test application signal TMRS may be activated in response to the address signal ADDRESS.
  • the semiconductor memory device may enter the test application mode.
  • the test initialization signal TMRESET of the test setting signals TMSET and TMRESET may be pulsed to initialize the test input block 220 .
  • FIG. 4 is a block diagram illustrating the configuration of a circuit that performs a test mode operation using a MRS code in a semiconductor memory device in accordance with an embodiment of the present invention.
  • the circuit that performs the test mode operation using the MRS code in the semiconductor memory device in accordance with the embodiment of the present invention includes an operation control block 400 , a test normal input block 420 , a test public input block 480 , and an internal circuit 440 .
  • the test public input block 480 includes a test public signal generation unit 482 and a test public application unit 484 .
  • the test public signal generation unit 482 includes a serial/parallel conversion section 4822 and a latch section 4824 .
  • the test public application unit 484 includes a pulse generation section 4842 and a test public output section 4844 .
  • the test normal input block 420 includes a test normal signal generation unit 422 and a test normal application unit 424 .
  • the test normal signal generation unit 422 includes a test decoding section 4222 , a first test encoding section 4224 , a second test encoding section 4226 , and a test operation signal generation section 4228 .
  • the test normal application unit 424 includes a test code output section 4242 and a test operation signal output section 4244 .
  • the operation control block 400 generates a test application signal TMRS and test selection signals TMREG ⁇ 0:6> for controlling an operation of a test application mode, and a test public mode signal PUB_TMRS for controlling an operation of a test public mode in response to a MRS command MRSCMD inputted through a command pad 450 and an address signal ADDRESS inputted through an address pad 460 .
  • the test application signal TMRS is used to control entrance/escape to/from the test application mode. That is, in a period in which the test application signal TMRS is activated, the operation control block 400 enters the test application mode, and in a period in which the test application signal TMRS is deactivated, the operation control block 400 escapes from the test application mode.
  • the test selection signals TMREG ⁇ 0:6> are used to select a test operation in the entrance period of the test application mode. At this time, the test selection signals TMREG ⁇ 0:6> are applied to the test normal input block 420 and are used to determine whether to activate a test operation signal TM.
  • the test public mode signal PUB_TMRS is used to control entrance/escape to/from the test public mode. That is, in a period in which the test public mode signal PUB_TMRS is activated, the operation control block 400 enters the test public mode, and in a period in which the test public mode signal PUB_TMRS is deactivated, the operation control block 400 escapes from the test public mode.
  • the operation control block 400 After power-up, when the address signal ADDRESS inputted through the address pad 460 in response to the MRS command MRSCMD has a preset first value, the operation control block 400 enters the test application mode. When the address signal ADDRESS inputted through the address pad 460 in response to the MRS command MRSCMD in the test application mode entrance period has a preset second value, the operation control block 400 escapes from the test application mode and enters the test public mode.
  • the operation control block 400 escapes from the test public mode and enters the test application mode.
  • the address signal ADDRESS inputted through the address pad 460 in response to the MRS command MRSCMD in the test application mode entrance period has a preset fourth value
  • the operation control block 400 escapes from the test application mode. As described above, whether to enter the test public mode only may be determined in the state in which the operation control block 400 has entered the test application mode.
  • the test public input block 480 receives a data signal DATA, which is inputted through a data pad 470 , as the test operation signal TM in response to a write command WTCMD, which is inputted through the command pad 450 , in the state in which the operation control block 400 has entered the test public mode.
  • test public signal generation unit 482 generates test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> in response to the data signal DATA, which is inputted through the data pad 470 , and the write command WTCMD in the state in which the operation control block 400 has entered the test public mode.
  • the serial/parallel conversion section 4822 parallelizes the data signal DATA, which is serially inputted through the data pad 470 , in response to the write command WTCMD in the state in which the operation control block 400 has entered the test public mode, and generates the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7>.
  • the serial/parallel conversion section 4822 may be separately included in the semiconductor memory device for the operation of the test public mode, or a serial/parallel conversion circuit included in the semiconductor memory device for an input/output operation of general burst data may be used as is.
  • the latch section 4824 latches the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7>, which are outputted from the test public application unit 484 in a parallel manner, in the state in which the operation control block 400 has entered the test public mode.
  • the latch section 4824 latches test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7>, which are generated in the test normal input block 420 in the state in which the operation control block 400 has entered the test application mode.
  • the latch section 4824 stores the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> in the state in which the operation control block 400 has entered the test application mode, thereby determining whether to activate the test operation signal TM. Furthermore, the latch section 4824 stores the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> in the state in which the operation control block 400 has entered the test public mode, thereby determining whether to activate the test operation signal TM.
  • the operation of the latch section 4824 is controlled by test setting signals TMSET and TMRESET, and in the state in which the operation control block 400 has entered the test public mode, the operation of the latch section 4824 is controlled by an input completion pulse TDIN_P. Furthermore, the latch section 4824 is initialized in response to a test initialization signal TMRESET of the test setting signals TMSET and TMRESET.
  • the test public application unit 484 controls the latch section 4824 which outputs the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> as the test operation signal TM at the time point at which a preset time lapses from the time point at which the operation of the test public signal generation unit 482 ends in the state in which the operation control block 400 has entered the test public mode.
  • the pulse generation section 4842 generates the input completion pulse TDIN_P that is pulsed at the time point at which a preset time lapses after the data signal DATA is serially inputted from the data pad 470 to the serial/parallel conversion section 4822 in the state in which the operation control block 400 has entered the test public mode.
  • the time point, at which the data signal DATA is serially inputted from the data pad 470 to the serial/parallel conversion section 4822 , and the time point at which the input completion pulse TDIN_P that is pulsed, may be recognized by setting the number of bits of the data signal DATA serially inputted in synchronization with a clock CLOCK in response to the write command WTCMD in advance.
  • the pulse generation section 4842 may operate by pulsing the input completion pulse TDIN_P at the time point at which one cycle 1tck of the clock CLOCK passes after the data signal DATA of 8 bits synchronized with the clock CLOCK is serially inputted in response to the write command WTCMD.
  • test public output section 4844 controls the latch section 4824 which outputs the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> latched in the latch section 4824 as the test operation signal TM in response to the toggling of the input completion pulse TDIN_P.
  • the test normal input block 420 receives the address signal ADDRESS, which is inputted through the address pad 460 , as the test operation signal TM in response to the MRS command MRSCMD, which is inputted through the command pad 450 , in the state in which the operation control block 400 has entered the test application mode.
  • the address signal ADDRESS is decoded as the test selection signals TMREG ⁇ 0:6> by the operation control block 400 , it is noted that the test normal input block 420 performs an operation for receiving the test selection signals TMREG ⁇ 0:6> and determining whether to activate the test operation signal TM.
  • the test normal signal generation unit 422 selectively generates the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> or the test setting signals TMSET and TMRESET based on the address signal ADDRESS, which is inputted through the address pad 460 , in response to the MRS command MRSCMD, which is inputted through the command pad 450 , in the state in which the operation control block 400 has entered the test application mode.
  • test normal signal generation unit 422 generates the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> or the test setting signals TMSET and TMRESET based on the test selection signals TMREG ⁇ 0:6>, which are inputted in response to the MRS command MRSCMD, in the state in which the test application signal TMRS has been activated and the operation control block 400 has entered the test application mode.
  • the test setting signals TMSET and TMRESET are not generated at the time point at which the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are generated, and the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are not generated at the time point at which the test setting signals TMSET and TMRESET are generated.
  • the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are generated based on the test selection signals TMREG ⁇ 0:6> inputted in response to the first MRS command MRSCMD, and at this time point, the test setting signals TMSET and TMRESET are not generated.
  • test setting signals TMSET and TMRESET are generated based on the test selection signals TMREG ⁇ 0:6> inputted in response to the second MRS command MRSCMD, and at this time point, the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> are not generated.
  • the test decoding section 4222 decodes the test selection signals TMREG ⁇ 0:6> in the state in which the test application signal TMRS has been activated, and generates signal selection setting signals TSET ⁇ 1:3>, first test selection signals TRG 234 ⁇ 0:7>, and second test selection signals TRG 56 ⁇ 0:6>.
  • the first test encoding section 4224 generates test normal upper signals TCM ⁇ 0:6> in response to a first signal TSET ⁇ 1> of the signal selection setting signals TSET ⁇ 1:3>, the first test selection signals TRG 234 ⁇ 0:7>, and the second test selection signals TRG 56 ⁇ 0:6>.
  • the second test encoding section 4226 generates test normal lower signals TANL ⁇ 0:7> in response to a second signal TSET ⁇ 2> of the signal selection setting signals TSET ⁇ 1:3>, the first test selection signals TRG 234 ⁇ 0:7>, and the second test selection signals TRG 56 ⁇ 0:6>.
  • the test operation signal generation section 4228 generates the test setting signals TMSET and TMRESET in response to a third signal TSET ⁇ 3> of the signal selection setting signals TSET ⁇ 1:3>, the first test selection signals TRG 234 ⁇ 0:7>, and the second test selection signals TRG 56 ⁇ 0:6>.
  • test selection signals TMREG ⁇ 0:6> are decoded/divided into the first test selection signals TRG 234 ⁇ 0:7> and the second test selection signals TRG 56 ⁇ 0:6> to be encoded separately, so that many test operations are selected using a MRS code of limited bits. That is, the detailed configuration of the aforementioned test normal signal generation unit 422 is for illustrative purposes only, and it may be realized by different schemes in an actual semiconductor memory device, in order to decode/encode the address signal ADDRESS inputted through the address pad 460 .
  • the test normal application unit 424 controls the latch section 4824 which outputs the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> as the test operation signal TM in response to a test set signal TMSET of the test setting signals TMSET and TMRESET in the state in which the operation control block 400 has entered the test application mode.
  • the test code output section 4242 receives the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> generated from the test normal signal generation unit 422 , and stores the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> in the latch section 4824 .
  • the test operation signal output section 4244 receives the test setting signals TMSET and TMRESET generated from the test normal signal generation unit 422 , and controls the operation of the latch section 4824 in the state in which the operation control block 400 has entered the test application mode.
  • the internal circuit 440 performs a preset test operation in response to the test operation signal TM.
  • FIG. 4 illustrates that one internal circuit performs a test operation in response to the test operation signal TM.
  • a plurality of internal circuits 440 are included in the semiconductor memory device, and a plurality of test operation signals TM for performing a test operation are used in the respective internal circuits 440 . That is, FIG. 4 illustrates the configuration of receiving the address signal ADDRESS or the data signal DATA and generating one test operation signal TM. This is for simplifying an operation for receiving the address signal ADDRESS or the data signal DATA and determining whether to activate one of the plurality of test operation signals TM.
  • a plurality of circuits such as the test normal input block 420 and the test public input block 480 commonly receive the address signal ADDRESS or the data signal DATA, and activate some of the plurality of test operation signals TM and deactivate the others of the plurality of test operation signals TM based on values of the address signal ADDRESS or the data signal DATA.
  • FIG. 5 is a circuit diagram illustrating the detailed configuration of the latch section of the elements of the circuit that performs the test mode operation using the MRS code in the semiconductor memory device illustrated in FIG. 4 in accordance with the embodiment of the present invention.
  • the latch section 4824 includes internal latches 48244 and 48246 and an SR latch 48242 .
  • the internal latches 48244 and 48246 selectively receive and store the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> or the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> depending on an operation mode. That is, in the state in which the operation control block 400 has entered the test public mode, the internal latches 48244 and 48246 receive and store the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> that are outputted from the test public application unit 484 in a parallel manner. In the state in which the operation control block 400 has entered the test application mode, the internal latches 48244 and 48246 receive and store the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7> generated from the test normal input block 420 .
  • the SR latch 48242 selectively responds to the test setting signals TMSET and TMRESET or the input completion pulse TDIN_P depending on an operation mode, and outputs the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> or the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7>, which have been stored in the internal latches 48244 and 48246 , as the test operation signal TM. That is, in the state in which the operation control block 400 has entered the test application mode, the SR latch 48242 is initialized in response to the test initialization signal TMRESET of the test setting signals TMSET and TMRESET generated from the test normal input block 420 .
  • the SR latch 48242 In the state in which the operation control block 400 has entered the test application mode, the SR latch 48242 outputs the test normal signals TCM ⁇ 0:6> and TANL ⁇ 0:7>, which have been stored in the internal latches 48244 and 48246 , as the test operation signal TM in response to the test set signal TMSET of the test setting signals TMSET and TMRESET generated from the test normal input block 420 .
  • the SR latch 48242 In the state in which the operation control block 400 has entered the test public mode, the SR latch 48242 outputs the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7>, which have been stored in the internal latches 48244 and 48246 , as the test operation signal TM in response to the input completion pulse TDIN_P generated from the pulse generation section 4842 .
  • FIG. 6 is a timing diagram for explaining the operation of the test public mode of the operations of the circuit that performs the test mode operation using the MRS code in the semiconductor memory device illustrated in FIG. 4 in accordance with an embodiment of the present invention.
  • the operation of the test public mode starts by activating the test public mode signal PUB_TMRS in response to the MRS command MRSCMD.
  • data signals DATA-Q 1 , Q 2 , Q 3 , Q 4 , Q 5 , Q 6 , and Q 7 are inputted through the data pad 470 in response to the write command WTCMD.
  • the inputted data signals DATA-Q 1 , Q 2 , Q 3 , Q 4 , Q 5 , Q 6 , and Q 7 are parallelized at the time point at which serial input thereof has been ended, and are latched as the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7>.
  • FIG. 6 illustrates that the number of the data signals DATA-Q 1 , Q 2 , Q 3 , Q 4 , Q 5 , Q 6 , and Q 7 applied in response to the write command WTCMD is 8. However, this is for illustrative purposes only. Actually, a larger or smaller number of data signals DATA may be inputted. Furthermore, FIG. 4 illustrates that the data signals DATA are inputted through one data pad 470 . However, this is for illustrative purposes only. Actually, a larger number of data pads 470 may be used.
  • test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> may be received at one time as illustrated in FIG. 6 without dividing the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> into upper signals PUB_TCM ⁇ 0:6> and lower signals PUB_TANL ⁇ 0:7>.
  • test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> are inputted in response to the write command WTCMD and are latched, at a preset time, for example, when one cycle 1tck of a clock CLOCK has passed, the input completion pulse TDIN_P is pulsed.
  • the input completion pulse TDIN_P is pulsed.
  • the operation control block 400 In the state in which the operation control block 400 has entered the test public mode, after it is determined whether to activate the test operation signal TM, the operation control block 400 deactivates the test public mode signal PUB_TMRS in response to the MRS command MRSCMD, escapes from the test public mode, and enters the test application mode. At this time, a value of the test operation signal TM, which has been determined in the test public mode, is substantially maintained as is even after the operation control block 400 escapes from the test public mode and enters the test application mode. Accordingly, the test operation signal TM, the activation or deactivation of which has been determined in the test public mode, may have influence on the test operation for the internal circuit 440 , which is performed in the state in which the operation control block 400 has entered the test application mode.
  • the reason why the data signals DATA inputted through the data pad 470 are available as signals for the test operation is because no data input/output operation of the semiconductor memory device is generated in the test public mode.
  • the data pad 470 may be used as well as the address pad 460 .
  • the MRS code is inputted through the data pad 470 , since a protocol generally used in the semiconductor memory device is used, such as the write command WTCMD, it is not necessary to define a separate specification (SPEC.) for the test operation from the exterior of the semiconductor memory device.
  • SPEC. separate specification
  • an external semiconductor controller or user may easily perform the test mode operation of the semiconductor memory device.
  • the test operation may also be easily performed in a packaged semiconductor memory device.
  • FIG. 7 is a detailed block diagram illustrating the configuration of the serial/parallel conversion section of the elements of the circuit that performs the test mode operation using the MRS code in the semiconductor memory device illustrated in FIG. 4 in accordance with the embodiment of the present invention.
  • the serial/parallel conversion section 4822 included in the test public signal generation unit 482 includes a serial/parallel conversion part 48222 , a first selection part 48224 , and a second selection part 48226 .
  • the serial/parallel conversion part 48222 receives the data signals DATA serially inputted to the data pad 470 and outputs parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N> in response to the write command WTCMD.
  • the first selection part 48224 outputs the parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N> as the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> in response to the test public mode signal PUB_TMRS. That is, in the period in which the test public mode signal PUB_TMRS is activated and the operation control block 400 enters the test public mode, the first selection part 48224 outputs the parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N> as the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7>.
  • the first selection part 48224 does not output the test public signals PUB_TCM ⁇ 0:6> and PUB_TANL ⁇ 0:7> regardless of the input of the parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N>.
  • the second selection part 48226 outputs the parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N> as global data GIO_DATA ⁇ 0>, GIO_DATA ⁇ 1>, GIO_DATA ⁇ 2>, . . . , GIO_DATA ⁇ N> in response to a signal obtained by inverting the phase of the test public mode signal PUB_TMRS.
  • the global data GIO_DATA ⁇ 0>, GIO_DATA ⁇ 1>, GIO_DATA ⁇ 2>, . . . , GIO_DATA ⁇ N> is transferred to a core area 490 through global lines GIO ⁇ 0>, GIO ⁇ 1>, GIO ⁇ 2>, . .
  • the second selection part 48226 does not output the global data GIO_DATA ⁇ 0>, GIO_DATA ⁇ >, GIO_DATA ⁇ 2>, . . . , GIO_DATA ⁇ N> regardless of the input of the parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N>.
  • the second selection part 48226 outputs the parallelized data PDATA ⁇ 0>, PDATA ⁇ 1>, PDATA ⁇ 2>, . . . , PDATA ⁇ N> as the global data GIO_DATA ⁇ 0>, GIO_DATA ⁇ 1>, GIO_DATA ⁇ 2>, . . . , GIO_DATA ⁇ N>.
  • FIG. 8 is a block diagram including a command selection section that may be included in the circuit that performs the test mode operation using the MRS code in the semiconductor memory device illustrated in FIG. 4 in accordance with the embodiment of the present invention.
  • the command selection section 495 selectively transfers the write command WTCMD, which is inputted through the command pad 450 , to the serial/parallel conversion section 4822 as a public write command PUB_WTCMD or to the core area 490 as a normal write command NM_WTCMD in response to the test public mode signal PUB_TMRS.
  • the command selection section 495 transfers the write command WTCMD to the serial/parallel conversion section 4822 as the public write command PUB_WTCMD, and does not generate the normal write command NM_WTCMD at this time. Accordingly, in the entrance period of the test public mode, the core area 490 receives neither the global data GIO_DATA ⁇ 0>, GIO_DATA ⁇ 1>, GIO_DATA ⁇ 2>, . . . , GIO_DATA ⁇ N> due to the configuration of the serial/parallel conversion section 4822 illustrated in FIG. 7 , nor the normal write command NM_WTCMD due to the operation of the command selection section 495 . That is, in the entrance period of the test public mode, no operations are completely performed in the core area 490 .
  • the command selection section 495 transfers the write command WTCMD to the core area 490 as the normal write command NM_WTCMD, and does not generate the public write command PUB_WTCMD at this time.
  • the core area 490 receives the global data GIO_DATA ⁇ 0>, GIO_DATA ⁇ 1>, GIO_DATA ⁇ 2>, . . . , GIO_DATA ⁇ N> due to the configuration of the serial/parallel conversion section 4822 illustrated in FIG. 7 , and also receives the normal write command NM_WTCMD due to the operation of the command selection section 495 . That is, in the escape period of the test public mode, a normal data write operation is performed in the core area 490 .
  • the command selection section 495 may be used as an element for assisting the operation of the serial/parallel conversion section 4822 illustrated in FIG. 7 , but may not be used according to the selection of a designer. This is because the input of the data signals DATA may be controlled depending on entrance/escape to/from the test public mode through only the operation of the serial/parallel conversion section 4822 .
  • the aforementioned embodiment has described a method using the write command WTCMD in order to receive the data signals DATA through the data pad 470 .
  • this is for illustrative purposes only.
  • other commands generally used in a semiconductor memory device such as a read command or an active command, may be used.
  • the number of bits of the MRS code is limited to 7 bits ( ⁇ 0:6>) or 8 bits ( ⁇ 0:7>). However, this is for illustrative purposes only.
  • the number of bits of the MRS code may be expressed by a larger or smaller number of bits.
  • the position and type of a logic gate and a transistor may be changed based on the polarity of an inputted signal.

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Tests Of Electronic Circuits (AREA)
US14/286,688 2013-12-18 2014-05-23 Semiconductor memory device and method for operating the same Active 2034-05-30 US9165678B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020130158543A KR20150071470A (ko) 2013-12-18 2013-12-18 반도체 메모리 장치 및 그 동작방법
KR10-2013-0158543 2013-12-18

Publications (2)

Publication Number Publication Date
US20150170761A1 US20150170761A1 (en) 2015-06-18
US9165678B2 true US9165678B2 (en) 2015-10-20

Family

ID=53369304

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/286,688 Active 2034-05-30 US9165678B2 (en) 2013-12-18 2014-05-23 Semiconductor memory device and method for operating the same

Country Status (3)

Country Link
US (1) US9165678B2 (ko)
KR (1) KR20150071470A (ko)
CN (1) CN104733053B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9472250B1 (en) * 2015-06-17 2016-10-18 SK Hynix Inc. Semiconductor device and operating method thereof

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI524080B (zh) * 2014-01-29 2016-03-01 新唐科技股份有限公司 應用於積體電路的運作記錄電路及其運作方法
KR20190048033A (ko) 2017-10-30 2019-05-09 에스케이하이닉스 주식회사 반도체 장치의 테스트 모드 설정 회로 및 방법
KR20190075202A (ko) 2017-12-21 2019-07-01 에스케이하이닉스 주식회사 테스트 제어 회로, 이를 이용하는 반도체 메모리 장치 및 반도체 시스템

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040034168A (ko) 2002-10-21 2004-04-28 삼성전자주식회사 반도체 메모리 장치에서 ｍｒｓ 코드를 생성하는 회로 및상기 ｍｒｓ 코드를 생성하는 방법
US20090040851A1 (en) * 2007-08-10 2009-02-12 Fujitsu Limited Semiconductor memory, test method of semiconductor memory and system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4125492B2 (ja) * 2001-02-01 2008-07-30 株式会社日立製作所 半導体集積回路装置とテスト方法及び半導体集積回路装置の製造方法
KR100851914B1 (ko) * 2006-12-27 2008-08-12 주식회사 하이닉스반도체 반도체 장치
KR100977718B1 (ko) * 2008-11-06 2010-08-24 주식회사 하이닉스반도체 반도체 장치
KR101124293B1 (ko) * 2009-12-28 2012-03-28 주식회사 하이닉스반도체 테스트 모드 신호 생성장치 및 방법

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040034168A (ko) 2002-10-21 2004-04-28 삼성전자주식회사 반도체 메모리 장치에서 ｍｒｓ 코드를 생성하는 회로 및상기 ｍｒｓ 코드를 생성하는 방법
US20090040851A1 (en) * 2007-08-10 2009-02-12 Fujitsu Limited Semiconductor memory, test method of semiconductor memory and system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9472250B1 (en) * 2015-06-17 2016-10-18 SK Hynix Inc. Semiconductor device and operating method thereof

Also Published As

Publication number Publication date
CN104733053B (zh) 2019-04-12
KR20150071470A (ko) 2015-06-26
US20150170761A1 (en) 2015-06-18
CN104733053A (zh) 2015-06-24

Similar Documents

Publication Publication Date Title
JP3860436B2 (ja) 半導体記憶装置
US9165678B2 (en) Semiconductor memory device and method for operating the same
JP2009064537A (ja) 半導体メモリ装置及びその動作方法
US8437209B2 (en) Integrated circuit
US9373379B2 (en) Active control device and semiconductor device including the same
US7619433B2 (en) Test circuit for a semiconductor integrated circuit
US7053686B2 (en) Data strobe circuit using clock signal
KR20150002129A (ko) 반도체 장치, 그를 포함하는 반도체 시스템 및 그 반도체 시스템의 테스트 방법
KR100493028B1 (ko) 반도체 메모리 장치에서 ｍｒｓ 코드를 생성하는 회로 및상기 ｍｒｓ 코드를 생성하는 방법
KR100851991B1 (ko) 반도체 메모리 장치의 리드/라이트 동작 제어회로 및 방법
US7362635B2 (en) Semiconductor memory device
US7426153B2 (en) Clock-independent mode register setting methods and apparatuses
KR20190075202A (ko) 테스트 제어 회로, 이를 이용하는 반도체 메모리 장치 및 반도체 시스템
KR20190028127A (ko) 데이터 제어 회로 및 이를 포함하는 반도체 메모리 장치 및 반도체 시스템
US10566074B2 (en) Test mode control circuit
KR100728564B1 (ko) 반도체 메모리 장치의 테스트 모드 신호 발생 장치
US10068627B2 (en) Semiconductor integrated circuit including CAS latency setting circuit
KR20130102398A (ko) 반도체 메모리 장치의 병렬 비트 테스트 회로
JP4327482B2 (ja) 同期型半導体記憶装置
KR101039859B1 (ko) 반도체 메모리 장치
KR100441870B1 (ko) 웨이퍼 번인 테스트용 디코딩 회로
KR100337206B1 (ko) 모드 레지스터 세팅장치
US8059483B2 (en) Address receiving circuit for a semiconductor apparatus
JP2013105514A (ja) 半導体メモリ、半導体メモリの動作方法、システムおよび半導体メモリの製造方法
KR100738967B1 (ko) 반도체 메모리의 상태 데이터 출력장치

Legal Events

Date Code Title Description
AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JEONG, CHUN-SEOK;REEL/FRAME:033013/0267

Effective date: 20140513

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8