US7339582B2 - Display device including a plurality of cascade-connected driver ICs - Google Patents

Display device including a plurality of cascade-connected driver ICs Download PDF

Info

Publication number
US7339582B2
US7339582B2 US10/769,319 US76931904A US7339582B2 US 7339582 B2 US7339582 B2 US 7339582B2 US 76931904 A US76931904 A US 76931904A US 7339582 B2 US7339582 B2 US 7339582B2
Authority
US
United States
Prior art keywords
data
clock
output terminal
start pulse
input terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10/769,319
Other languages
English (en)
Other versions
US20050012705A1 (en
Inventor
Hideki Akahori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AKAHORI, HIDEKI
Publication of US20050012705A1 publication Critical patent/US20050012705A1/en
Application granted granted Critical
Publication of US7339582B2 publication Critical patent/US7339582B2/en
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: NEC ELECTRONICS CORPORATION
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF ADDRESS Assignors: RENESAS ELECTRONICS CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61C—DENTISTRY; APPARATUS OR METHODS FOR ORAL OR DENTAL HYGIENE
    • A61C8/00—Means to be fixed to the jaw-bone for consolidating natural teeth or for fixing dental prostheses thereon; Dental implants; Implanting tools
    • A61C8/0048—Connecting the upper structure to the implant, e.g. bridging bars
    • A61C8/005—Connecting devices for joining an upper structure with an implant member, e.g. spacers
    • A61C8/0068—Connecting devices for joining an upper structure with an implant member, e.g. spacers with an additional screw
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61C—DENTISTRY; APPARATUS OR METHODS FOR ORAL OR DENTAL HYGIENE
    • A61C8/00—Means to be fixed to the jaw-bone for consolidating natural teeth or for fixing dental prostheses thereon; Dental implants; Implanting tools
    • A61C8/0001—Impression means for implants, e.g. impression coping
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61C—DENTISTRY; APPARATUS OR METHODS FOR ORAL OR DENTAL HYGIENE
    • A61C8/00—Means to be fixed to the jaw-bone for consolidating natural teeth or for fixing dental prostheses thereon; Dental implants; Implanting tools
    • A61C8/0048—Connecting the upper structure to the implant, e.g. bridging bars
    • A61C8/005—Connecting devices for joining an upper structure with an implant member, e.g. spacers
    • A61C8/0059—Connecting devices for joining an upper structure with an implant member, e.g. spacers with additional friction enhancing means
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61C—DENTISTRY; APPARATUS OR METHODS FOR ORAL OR DENTAL HYGIENE
    • A61C8/00—Means to be fixed to the jaw-bone for consolidating natural teeth or for fixing dental prostheses thereon; Dental implants; Implanting tools
    • A61C8/0048—Connecting the upper structure to the implant, e.g. bridging bars
    • A61C8/005—Connecting devices for joining an upper structure with an implant member, e.g. spacers
    • A61C8/006—Connecting devices for joining an upper structure with an implant member, e.g. spacers with polygonal positional means, e.g. hexagonal or octagonal
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61C—DENTISTRY; APPARATUS OR METHODS FOR ORAL OR DENTAL HYGIENE
    • A61C8/00—Means to be fixed to the jaw-bone for consolidating natural teeth or for fixing dental prostheses thereon; Dental implants; Implanting tools
    • A61C8/0086—Means to be fixed to the jaw-bone for consolidating natural teeth or for fixing dental prostheses thereon; Dental implants; Implanting tools with shock absorbing means

Definitions

  • the present invention relates to a display device and, more particularly, to a display device including a plurality of driver ICs that are cascade connected.
  • Such a display device which is typically configured in prior art as is shown in FIG. 12 is generally known (for example, refer to Japanese Patent Document Cited 1).
  • the display device shown in FIG. 12 comprises an LCD controller which outputs start pulses, visual data, and a clock and a plurality of driver ICs, each of which captures visual data synchronized with a clock in response to a start pulse and drives a display panel, based on the visual data.
  • a driver IC starts to capture data in response to a start pulse supplied from the LCD controller and captures the data in synchronization with a clock signal. Upon completion of capturing the data, the driver IC outputs a start pulse to the next driver IC.
  • one driver IC generates a start pulse to the next stage driver IC, and the plurality of driver ICs capture data sequentially and drive the display panel.
  • liquid crystal display device shown as a prior art example, data, a clock, and a start signal are supplied to a first-stage deriver IC from the LCD controller, wherein the start signal is supplied to the first-stage driver only once for one horizontal period, whereas, to second-stage and subsequent driver ICs, the data and clock are supplied from the LCD controller and a start signal is supplied from the preceding-stage driver IC.
  • the second-stage and subsequent driver ICs capture data, synchronized with the clock signal and based on the start signal generated by the preceding-stage driver IC.
  • the data and clock are synchronized because their transmission paths are substantially the same, but the data/clock and the start signal which is generated by a driver internal circuit are not synchronized. This causes a problem that erroneous data is captured when timing misalignment between the data/clock and the start signal occurs. This problem is significant at higher clock frequencies.
  • a display device of the present invention comprises a controller which outputs start pulses, data, and a clock and a plurality of drivers which are cascade connected, each of the plurality of drivers comprising a start pulse input terminal for receiving the start pulses, a data input terminal for receiving the data, a clock input terminal for receiving the clock, a start pulse output terminal for outputting the start pulses received, a data output terminal for outputting the data received, a clock output terminal for outputting the clock received, and an internal circuit which captures the data that has been input in response to one of the start pulses in synchronization with the clock.
  • the start pulses, data, and clock are received by one driver and passed through the driver to the next-stage driver, therefore, the signals are transmitted through parallel paths, and phase misalignment is reduced.
  • FIG. 1 is a system diagram of a display device of the present invention.
  • FIG. 2 is a diagram depicting Embodiment 1 of the present invention.
  • FIG. 3 a timing chart of signals output from a controller in Embodiment 1.
  • FIG. 4 is a timing chart of the signals at driver ICs in Embodiment 1.
  • FIG. 5(A) shows an internal circuit control circuit.
  • FIG. 5(B) shows a setting data capturing circuit.
  • FIG. 6 is a timing chart of the signals including setting data output from the controller in Embodiment 1.
  • FIG. 7 is a timing chart of the signals at the driver ICs in Embodiment 1.
  • FIG. 8 is a self-recognizing circuit configuration diagram.
  • FIG. 9 is a diagram depicting Embodiment 2 of the invention.
  • FIG. 10 is a diagram depicting an example of modification to Embodiment 2 of the present invention.
  • FIG. 11 is a diagram depicting an example of modification to Embodiment 1 of the present invention.
  • FIG. 12 is a diagram depicting a prior-art display device.
  • a preferred Embodiment 1 of the present invention is discussed, referring to FIG. 1 .
  • a system comprising a display device of the present invention is made up of a display panel 100 such as a liquid crystal or plasma display, a source driver 101 which supplies pixel data to the display panel 100 , a gate driver 102 which drives the gates of pixels to be scanned by one horizontal scan line on the display panel 100 and supplies the data from the source driver 101 to the pixels, and a controller 103 which supplies a start pulse S, data D, and a clock C to the source driver 101 and supplies a scan horizontal sync signal and the like to the gate driver 102 .
  • a display panel 100 such as a liquid crystal or plasma display
  • a source driver 101 which supplies pixel data to the display panel 100
  • a gate driver 102 which drives the gates of pixels to be scanned by one horizontal scan line on the display panel 100 and supplies the data from the source driver 101 to the pixels
  • a controller 103 which supplies a start pulse S, data D, and a clock C to the source driver 101 and supplies a scan horizontal sync signal and the like to the gate driver 102
  • the source driver 101 consists of cascade-connected driver ICs 1011 to 101 n .
  • a driver IC 1011 receives a start pulse S, data D, and a clock C from the controller 103 , transmits these signals to a driver IC 1012 , and the driver IC 1012 and subseqent driver ICs receive these signals from the preceding-stage driver and supply the signals to the following-stage driver IC and eventually the driver IC 101 n receives these signals.
  • the driver IC 2011 comprises a start pulse input terminal for receiving a start pulse from the controller 103 , a data input terminal for receiving data, a clock input terminal for receiving a clock, an internal circuit 2021 , a switch 2031 , a start pulse output terminal for outputting the start pulse to the next-stage driver 2012 , a data output terminal for outputting the data, and an output terminal for outputting the clock.
  • the start pulse is transmitted from the start pulse input terminal to the start pulse output terminal, the data is transmitted from the data input terminal to the data output terminal, and the clock is transmitted from the clock input terminal to the clock output terminal through internal wiring of the driver IC and the switch 2031 . Note that all these signals are not routed through the internal circuit 2021 to the output terminals. Thus, the start pulse and the data/clock do not fall out of sync, which could take place in a similar prior-art device because the start pulse is supplied on a different path from the transmission paths of the data/clock in the prior-art device. The reliability in data capturing is enhanced and the driver ICs robust to high clock frequencies can be realized.
  • start pulses to be transmitted to the driver ICs are generated by the controller 103 and supplied, as is shown in FIG. 3 . If, for example, N pieces of driver ICs are cascade connected, the controller 103 generates N start pulses at given intervals.
  • Each driver IC captures data in response to a rising edge of a start pulse. More specifically, the data transmitted from the controller 103 to be captured in response to the rising and falling edges of clock pulses after the rise of the start pulse. Accordingly, the controller 103 outputs the clock C, data D, and start pulses S at timing as shown in FIG. 3 . If a time margin is required until data is captured on the rising edge of a clock pulse after the rise of a start pulse (in the case of a high-rate clock), data may be captured on the rising edge of a clock pulse following first n clock pulses (n is 1 or more).
  • the clock C, data D, and start pulses S output from the controller 103 are supplied to the clock input terminal, data input terminal, and start pulse input terminal of the first-stage driver IC 2011 .
  • the internal circuit 2021 of the driver IC 2011 captures the data in response to the first start pulse and in synchronization with the both edges of the clock pulses.
  • the input clock, data, and start pulses are transmitted to the switch 2031 without being routed through the internal circuit.
  • the internal circuit 2021 Upon receiving the start pulse, captures the input data in response to the start pulse and in synchronization with the clock pulse edges, as is shown in FIG. 4 , and outputs a control signal to activate the switch 2031 upon having captured a predetermined number of data.
  • the control signal can be generated by a shift register, which is not shown, in the internal circuit 2021 at timing when the predetermined number of data has been captured.
  • the control signal must be generated before the arrival of the next start pulse, preferably to activate the switch before several clocks earlier than the arrival of the next start pulse, including a time margin. Transmission of the start pulses, data, and clock is thus controlled by the switch 2031 and, consequently, the second start pulse, the data to be captured in response to the start pulse, and clock are supplied to the next-stage driver IC 2012 , as shown in FIG. 4 .
  • the first-stage driver IC 2011 When the start pulse (second) is input, the first-stage driver IC 2011 has already received the data and, therefore, must be controlled not to be re-triggered by that start pulse.
  • a circuit that outputs an internal circuit control signal in response to the first input start pulse is required.
  • Such a circuit can be formed of an S-R latch 501 which is set by the input of a start pulse and an OR gate 502 which receives the start pulse and the output of the S-R latch, performs logical OR, and outputs an internal circuit control signal, as is shown in FIG. 5(A) .
  • the OR gate 502 outputs a high level signal at timing when the start pulse has changed to a high level and the S-R latch 501 changes its output from a low level to a high level at timing when the start pulse has changed to a high level.
  • the output of the S-R latch 501 that has been set keeps one input to the OR gate 502 locked to a high level until a reset signal is input and a constant high internal circuit control signal is supplied to the internal circuit during the high level state of the start pulse.
  • the internal circuit can be controlled to capture data upon the first input start pulse and not to capture data upon the input of the next start pulse.
  • a self-recognizing circuit 503 and a data register 504 as is shown in FIG. 5(B) , setting data added to the data can be read into a setting register 505 included on each driver IC.
  • Start pulses are input to the self-recognizing circuit 503 .
  • N pieces of driver ICs are cascade connected, as described above, N pieces of start pulses are input to the first-stage driver IC, N ⁇ 1 pieces of start pulses are input to the second-stage driver ICs, and so on, and one start pulse is input to the Nth-stage driver IC.
  • each driver IC can recognize one of the n stages in which it is positioned in the chain. Accordingly, using an (N+1)-th start pulse and setting data output by the controller, the setting data can be captured into each driver IC as shown in FIG. 6 .
  • the self-recognizing circuit 503 in the first-stage driver IC counts N+1 start pulses, it outputs a signal to activate the data register 504 .
  • the data register 504 reads in the setting data input to the driver IC in synchronization with the clock signal and transfers the read setting data to the setting register 505 . In this way, the driver IC setting can be modified. For other driver ICs, new setting data can be written to the setting register in the same manner, as is shown in FIG. 7 , but the number of start pulses to be counted differs by each driver IC.
  • the setting data includes, for example, the drive capacity of an amplifier to drive the display panel, the number of terminals to be driven, a gamma correction value, etc.
  • the above self-recognizing circuit 503 for self recognition of the driver stage in the driver IC chain can be formed of, for example, a counter circuit 801 , an ID retaining circuit, a comparator 803 , and an AND gate 804 , as is shown in FIG. 8 . How the components of the self-recognizing circuit 503 operate will be briefly described below.
  • the counter circuit 803 counts the number of start pulses and supplies the count value to one input terminal of the comparator 803 .
  • the ID retaining circuit 802 retains an ID value which may be supplied from an external terminal or supplied through the counter circuit and supplies the ID value retained to the other input terminal of the comparator 803 .
  • the comparator 803 compares the count value and the ID value. If the result of the comparison is a mismatch, the comparator 803 outputs a low level signal to lock the output of the AND gate 804 to a low level. If the result is a match, the comparator 803 outputs a high level signal to cause the AND gate 804 to output a start pulse.
  • Methods for setting an ID value held on the ID retaining circuit 802 include writing data directly from the external terminal, setting a hardware-fixed ID value for each driver IC by way of fusing, and other methods. Because using the external terminal increases the number of terminals for writing and the hardware-fixed ID setting impairs design flexibility, a setting method by which to allow for flexibility and not to increase the number of terminals is preferable.
  • an ID value can be set on each ID retaining circuit without increasing the number of terminals and independent of the number of driver ICs connected in chain. Specifically, ID setting can be performed in such a way that the counter circuit of each driver IC retains the count of start pulses transmitted from the controller 103 during the last horizontal period and transfers the count value into the ID retaining circuit at the end of the horizontal period.
  • ID setting can also be performed in such a way that dummy start pulses are transmitted during a blanking period, the start pulses are counted on each driver IC, and the count value is transferred into the ID retaining circuit at the end of the blanking period.
  • input start pulses, data, and clock are transmitted through the parallel paths in the driver IC chain and one driver IC passes the remaining start pulses, data, and clock to the next driver IC.
  • timing misalignment between the signals can be eliminated and the reliability of the display device including the driver ICs is enhanced.
  • all driver ICs need not be driven at a time initially. All sections of a signal line for transmitting the start pulses up to the last-stage driver IC, a data line for transmitting data, and a signal line for transmitting the clock need not be driven at a time and are arranged to be driven sequentially.
  • Each driver IC is assumed including buffers for amplification, which are not shown, in the sections of the signal lines, in order to transmit the signals on the signal lines without attenuating the signals.
  • Embodiment 2 differs from Embodiment 1 in that the internal circuit includes first and second self-recognizing circuits 9031 and 9032 . Because each of the first and second self-recognizing circuits 9031 and 9032 has the same configuration as the circuitry shown in FIG. 8 , these circuits will be explained, using the circuitry of FIG. 8 .
  • the count value of start pulses counted by the counter circuit 801 and a value set in the ID retaining circuit 802 supplied from an external setting terminal are compared by the comparator 803 . If the result of the comparison is a match, the internal circuit control signal is output through the AND gate 804 . In response to this internal circuit control signal, the internal circuit 9021 captures the supplied data in synchronization with the clock. Therefore, a value of “1” is set in the ID retaining circuit in the first self-recognizing circuit 9031 on the first-stage driver IC to trigger capturing data upon the first start pulse and a value of “N” is set in the ID retaining circuit on the Nth-stage driver IC to trigger capturing data upon the Nth start pulse.
  • the count value of start pulses counted by the counter circuit 801 and a value set in the ID retaining circuit 802 are compared by the comparator 803 and a data register control circuit is output to the data register 504 shown in FIG. 5(B) . Therefore, for example, a value of “N+1” is set in the ID retaining circuit in the second self-recognizing circuit on each driver IC to trigger capturing setting data, so that the incoming setting data can be captured simultaneously by the driver circuits upon the (N+1)-th start pulse.
  • setting data can be transmitted on the data line that is used to transmit pixel data.
  • the driver ICs can share the signal line for transmitting the start pulses and the signal line for transmitting the clock. Because values can be set in the ID retaining circuits of the first and second self-recognizing circuits from the external setting terminals, the display operation can be adapted to change in the number of the driver ICs in the chain simply by changing the set values and all driver ICs can be configured uniformly with simplified design. If the set values can be fixed, fixed values can be set in the ID retaining circuits in order to reduce the number of terminals.
  • Embodiment 2 As is the case in Embodiment 1, in Embodiment 2, as well, input start pulses, data, and clock are transmitted through the parallel paths in the driver IC chain and one driver IC passes the remaining start pulses, data, and clock to the next driver IC. Thereby, timing misalignment between the signals can be eliminated and the reliability of the display device including the driver ICs is enhanced.
  • phase aligning circuit 1001 is installed, following the input terminals of the driver IC 9011 as is shown in FIG. 10 .
  • the input signals may fall out of phase when coming close to the output terminals. Therefore, by installing another phase aligning circuit 1002 immediately before the output terminals, phase misalignment within the driver IC 9011 can be reduced. Therefore, the phase misalignment due to the internal wiring of the driver IC does not remain on external wiring from the output terminals of the driver IC to the next driver IC and the reliability of data to be captured to each subsequent driver IC is enhanced.
  • the circuitry may be modified to produce the same effect as above by installing a phase aligning circuit 1001 following the input terminals of a driver IC 1111 and installing another phase aligning circuit 1002 immediately before the output terminals.
  • a signal to activate the phase aligning circuit 1002 the signal to activate the switch 2031 in Embodiment 1 may be used, so that the phase aligning circuit 1002 can serve as the switch also.
  • the data register may be replaced by another means to read in setting data and write the setting data into the setting register.
  • the single self-recognizing circuit or the first and second self-recognizing circuits are used for each driver IC to recognize its connection position in the driver IC chain in the described embodiments, these circuits may be replaced by another means to enable each driver IC to recognize its connection position.
  • S-R latch and the OR gate are employed to constitute the circuit outputting the internal circuit control signal in the described embodiment, these latch and gate may be replaced by another circuit that can realize the same function.
  • the disclosed invention can apply to all types of display devices including liquid crystal display devices, plasma display devices, and the like, provided the display device includes a controller supplying data, start pulses, and clock and a plurality of driver ICs for receiving these signals.
  • one driver IC in the driver IC chain receives clock, data, and start pulses and passes the remaining clock, data and start pulses to the next-stage driver IC without routing these signals through the internal circuit, timing misalignment between the signals can be eliminated and erroneous data capturing can be prevented.

Landscapes

  • Health & Medical Sciences (AREA)
  • Public Health (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Veterinary Medicine (AREA)
  • Epidemiology (AREA)
  • Oral & Maxillofacial Surgery (AREA)
  • Animal Behavior & Ethology (AREA)
  • General Health & Medical Sciences (AREA)
  • Orthopedic Medicine & Surgery (AREA)
  • Dentistry (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
US10/769,319 2003-01-29 2004-01-29 Display device including a plurality of cascade-connected driver ICs Active 2026-04-12 US7339582B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP21079/2003 2003-01-29
JP2003021079A JP3802492B2 (ja) 2003-01-29 2003-01-29 表示装置

Publications (2)

Publication Number Publication Date
US20050012705A1 US20050012705A1 (en) 2005-01-20
US7339582B2 true US7339582B2 (en) 2008-03-04

Family

ID=32950525

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/769,319 Active 2026-04-12 US7339582B2 (en) 2003-01-29 2004-01-29 Display device including a plurality of cascade-connected driver ICs

Country Status (5)

Country Link
US (1) US7339582B2 (ko)
JP (1) JP3802492B2 (ko)
KR (1) KR100604753B1 (ko)
CN (1) CN100395809C (ko)
TW (1) TWI240907B (ko)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060202939A1 (en) * 2005-03-11 2006-09-14 Himax Technologies, Inc. Identifier of source driver of chip-on-glass liquid crystal display and identifying method thereof
US20090251454A1 (en) * 2008-04-02 2009-10-08 Byung-Tak Jang Display
US20100060617A1 (en) * 2005-06-15 2010-03-11 Chi Mei Optoelectronics Corporation Flat Panel Display
US9830872B2 (en) 2014-05-08 2017-11-28 Samsung Electronics Co., Ltd. Display driver integrated circuit comprised of multi-chip and driving method thereof
US10095459B2 (en) 2014-09-11 2018-10-09 Samsung Electronics Co., Ltd. Display driving circuit and display device including the same
US20230377534A1 (en) * 2022-05-18 2023-11-23 Novatek Microelectronics Corp. Display device, display driving integrated circuit, and operation method

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI253612B (en) * 2004-02-03 2006-04-21 Novatek Microelectronics Corp Flat panel display and source driver thereof
TWI241546B (en) * 2004-05-14 2005-10-11 Novatek Microelectronics Corp Serial-protocol type panel display system and method
TWI259432B (en) * 2004-05-27 2006-08-01 Novatek Microelectronics Corp Source driver, source driver array, and driver with the source driver array and display with the driver
US7353007B2 (en) * 2005-02-03 2008-04-01 International Business Machines Corporation Digital transmission circuit and method providing selectable power consumption via multiple weighted drive slices
TWI307872B (en) * 2005-03-11 2009-03-21 Himax Tech Inc Power saving method of a chip-on-glass liquid crystal display
KR20070080933A (ko) * 2006-02-09 2007-08-14 삼성전자주식회사 표시 장치, 이를 위한 구동 장치 및 방법
US7755588B2 (en) * 2006-09-05 2010-07-13 Himax Technologies Limited Method for transmitting control signals and pixel data signals to source drives of an LCD
JP4899910B2 (ja) * 2007-02-14 2012-03-21 ブラザー工業株式会社 表示パネルの制御装置
US7965271B2 (en) * 2007-05-23 2011-06-21 Himax Technologies Limited Liquid crystal display driving circuit and method thereof
TWI336464B (en) * 2007-07-04 2011-01-21 Au Optronics Corp Liquid crystal display panel and driving method thereof
JP5211591B2 (ja) * 2007-09-10 2013-06-12 セイコーエプソン株式会社 データ線駆動回路、電気光学装置及び電子機器
JP5112792B2 (ja) * 2007-09-10 2013-01-09 ラピスセミコンダクタ株式会社 同期処理システム及び半導体集積回路
TWI482143B (zh) * 2008-08-19 2015-04-21 Au Optronics Corp 液晶顯示器的驅動裝置
CN102568404B (zh) * 2010-12-30 2014-12-17 联咏科技股份有限公司 时序控制器、源极及面板驱动装置、显示装置及驱动方法
TWI467549B (zh) * 2012-08-10 2015-01-01 Novatek Microelectronics Corp 驅動器架構及其驅動方法
CN104238724B (zh) * 2013-06-09 2019-03-12 Sap欧洲公司 用于电子设备的基于动作的输入方法和系统
CN105469739A (zh) * 2016-01-26 2016-04-06 大连集思特科技有限公司 级联led智能玻璃驱动系统
WO2018104824A1 (en) * 2016-12-07 2018-06-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display system, and electronic device
CN111540318B (zh) * 2020-07-10 2020-10-23 北京显芯科技有限公司 Led控制系统、设备、方法及存储介质
CN115966182B (zh) * 2022-12-29 2024-02-09 北京显芯科技有限公司 一种数据处理方法、led控制系统及电子设备

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04245291A (ja) 1991-01-31 1992-09-01 Oki Electric Ind Co Ltd 駆動回路
JPH05204328A (ja) 1992-01-27 1993-08-13 Matsushita Electric Works Ltd 画素データの表示制御方法およびこの方法を用いた表示装置
JPH0810166A (ja) 1994-06-30 1996-01-16 Matsushita Electric Ind Co Ltd 電気湯沸し器等の給水装置
JPH0936759A (ja) 1995-07-17 1997-02-07 Nagano Japan Radio Co 受信装置および送受信システム
JPH1063218A (ja) 1996-08-19 1998-03-06 Sanyo Electric Co Ltd データロード回路
JPH10153760A (ja) 1996-09-24 1998-06-09 Toshiba Electron Eng Corp 液晶表示装置
JPH11194748A (ja) 1997-12-26 1999-07-21 Hitachi Ltd 液晶表示装置
US6211849B1 (en) * 1996-09-24 2001-04-03 Kabushiki Kaisha Toshiba Liquid crystal display device
JP2001202052A (ja) 1999-11-09 2001-07-27 Sharp Corp 半導体装置および表示装置モジュール
US20010013850A1 (en) 1999-12-10 2001-08-16 Yoshitami Sakaguchi Liquid crystal display device, liquid crystal controller and video signal transmission method
JP2001265291A (ja) 2000-03-21 2001-09-28 Matsushita Electric Ind Co Ltd 液晶パネルの駆動回路及び画像表示装置
JP2002023710A (ja) 2000-07-06 2002-01-25 Hitachi Ltd 液晶表示装置
JP2002055663A (ja) 2000-06-01 2002-02-20 Sharp Corp 信号転送システム、信号転送装置、表示パネル駆動装置、および表示装置
US20020038396A1 (en) * 2000-09-26 2002-03-28 Ibm Data transfer device and method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3361925B2 (ja) * 1995-03-24 2003-01-07 シャープ株式会社 集積回路
JP2001042835A (ja) * 1999-07-30 2001-02-16 Matsushita Electric Ind Co Ltd 液晶表示装置

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04245291A (ja) 1991-01-31 1992-09-01 Oki Electric Ind Co Ltd 駆動回路
JPH05204328A (ja) 1992-01-27 1993-08-13 Matsushita Electric Works Ltd 画素データの表示制御方法およびこの方法を用いた表示装置
JPH0810166A (ja) 1994-06-30 1996-01-16 Matsushita Electric Ind Co Ltd 電気湯沸し器等の給水装置
JPH0936759A (ja) 1995-07-17 1997-02-07 Nagano Japan Radio Co 受信装置および送受信システム
JPH1063218A (ja) 1996-08-19 1998-03-06 Sanyo Electric Co Ltd データロード回路
US6211849B1 (en) * 1996-09-24 2001-04-03 Kabushiki Kaisha Toshiba Liquid crystal display device
JPH10153760A (ja) 1996-09-24 1998-06-09 Toshiba Electron Eng Corp 液晶表示装置
JPH11194748A (ja) 1997-12-26 1999-07-21 Hitachi Ltd 液晶表示装置
JP2001202052A (ja) 1999-11-09 2001-07-27 Sharp Corp 半導体装置および表示装置モジュール
US20010013850A1 (en) 1999-12-10 2001-08-16 Yoshitami Sakaguchi Liquid crystal display device, liquid crystal controller and video signal transmission method
US7075505B2 (en) * 1999-12-10 2006-07-11 Au Optronics Corporation Liquid crystal display device, liquid crystal controller and video signal transmission method
JP2001265291A (ja) 2000-03-21 2001-09-28 Matsushita Electric Ind Co Ltd 液晶パネルの駆動回路及び画像表示装置
JP2002055663A (ja) 2000-06-01 2002-02-20 Sharp Corp 信号転送システム、信号転送装置、表示パネル駆動装置、および表示装置
JP2002023710A (ja) 2000-07-06 2002-01-25 Hitachi Ltd 液晶表示装置
US20020038396A1 (en) * 2000-09-26 2002-03-28 Ibm Data transfer device and method thereof

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
English translation of Japanese Office Action dated Nov. 22, 2005 issued in connection with corresponding Japanese application No. 2003-021079.
Untranslated Office Action issued by Japanese Patent Office on Nov. 22, 2005 in in connection with corresponding Japanese application No. 2003-021079.
Untranslated Office Action issued by Korean Patent Office on Nov. 30, 2005 in in connection with correponding Korean application No. 10-2004-0005271.

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060202939A1 (en) * 2005-03-11 2006-09-14 Himax Technologies, Inc. Identifier of source driver of chip-on-glass liquid crystal display and identifying method thereof
US8125435B2 (en) 2005-03-11 2012-02-28 Himax Technologies Limited Identifier of source driver of chip-on-glass liquid crystal display and identifying method thereof
US20100060617A1 (en) * 2005-06-15 2010-03-11 Chi Mei Optoelectronics Corporation Flat Panel Display
US20090251454A1 (en) * 2008-04-02 2009-10-08 Byung-Tak Jang Display
US9830872B2 (en) 2014-05-08 2017-11-28 Samsung Electronics Co., Ltd. Display driver integrated circuit comprised of multi-chip and driving method thereof
US10095459B2 (en) 2014-09-11 2018-10-09 Samsung Electronics Co., Ltd. Display driving circuit and display device including the same
US20230377534A1 (en) * 2022-05-18 2023-11-23 Novatek Microelectronics Corp. Display device, display driving integrated circuit, and operation method
US11915666B2 (en) * 2022-05-18 2024-02-27 Novatek Microelectronics Corp. Display device, display driving integrated circuit, and operation method

Also Published As

Publication number Publication date
CN100395809C (zh) 2008-06-18
TW200423012A (en) 2004-11-01
JP3802492B2 (ja) 2006-07-26
JP2004233580A (ja) 2004-08-19
KR20040070017A (ko) 2004-08-06
TWI240907B (en) 2005-10-01
US20050012705A1 (en) 2005-01-20
KR100604753B1 (ko) 2006-07-26
CN1519811A (zh) 2004-08-11

Similar Documents

Publication Publication Date Title
US7339582B2 (en) Display device including a plurality of cascade-connected driver ICs
KR100704210B1 (ko) 액정 패널 구동 회로 및 액정 표시 장치
JP4809886B2 (ja) 平板表示装置のデータインターフェース装置及び方法
EP1705627B1 (en) Data transfer control device and electronic apparatus
US20040227716A1 (en) Liquid crystal display and method for operating the same
US20060017715A1 (en) Display device, display driver, and data transfer method
US20180054550A1 (en) Device for vertical and horizontal synchronization in display system
US7477225B2 (en) Semiconductor integrated circuit device and shift register for device driver
US20060284663A1 (en) Timing control circuit and method
US5325411A (en) Display driving circuit
US7250932B2 (en) Device for driving a liquid crystal display
US7079104B2 (en) Semiconductor device and liquid crystal panel display driver
CN111653236B (zh) 一种显示装置
US7102607B2 (en) Liquid crystal driving device
US20110007066A1 (en) Data transmitting method for transmitting data between timing controller and source driver of display and display using the same
US11783754B2 (en) Display apparatus having lock fuction and display driving circuit thereof
KR20190070504A (ko) 표시장치, 데이터 구동부 및 스큐 보정 방법
CN114446258B (zh) 显示面板及显示装置
TWI748798B (zh) 顯示裝置、顯示驅動電路及顯示驅動方法
CN112447149B (zh) 显示驱动器、显示装置和半导体装置
US8552954B2 (en) Liquid crystal display system and pixel-charge delay circuit thereof
CN117331727A (zh) Mipi传输异常解决影像失效方法
KR19990015065A (ko) 메모리를 이용한 액정 표시 장치의 데이터 구동 장치
JPH09281924A (ja) 駆動装置
CN1135700A (zh) 监视器垂直偏转集成电路的保护装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AKAHORI, HIDEKI;REEL/FRAME:014952/0352

Effective date: 20040116

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025525/0127

Effective date: 20100401

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001

Effective date: 20150806

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12