US6812526B2 - Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface - Google Patents

Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface Download PDF

Info

Publication number
US6812526B2
US6812526B2 US10/144,214 US14421402A US6812526B2 US 6812526 B2 US6812526 B2 US 6812526B2 US 14421402 A US14421402 A US 14421402A US 6812526 B2 US6812526 B2 US 6812526B2
Authority
US
United States
Prior art keywords
region
trench
gate
drain access
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US10/144,214
Other languages
English (en)
Other versions
US20020125527A1 (en
Inventor
Richard A. Blanchard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Semiconductor Inc
Original Assignee
General Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/516,285 external-priority patent/US6472709B1/en
Assigned to GENERAL SEMICONDUCTOR, INC. reassignment GENERAL SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BLANCHARD, RICHARD A.
Priority to US10/144,214 priority Critical patent/US6812526B2/en
Application filed by General Semiconductor Inc filed Critical General Semiconductor Inc
Publication of US20020125527A1 publication Critical patent/US20020125527A1/en
Priority to CN2008101699179A priority patent/CN101452857B/zh
Priority to CNB038110377A priority patent/CN100438069C/zh
Priority to PCT/US2003/014943 priority patent/WO2003096428A1/en
Priority to JP2004504300A priority patent/JP2005525703A/ja
Priority to KR1020047018159A priority patent/KR100976526B1/ko
Priority to AU2003234415A priority patent/AU2003234415A1/en
Priority to EP03728855.2A priority patent/EP1504473B1/en
Priority to TW092113246A priority patent/TWI270985B/zh
Priority to US10/978,932 priority patent/US6949432B2/en
Publication of US6812526B2 publication Critical patent/US6812526B2/en
Application granted granted Critical
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7809—Vertical DMOS transistors, i.e. VDMOS transistors having both source and drain contacts on the same surface, i.e. Up-Drain VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873—Drain regions
    • H01L29/0878—Impurity concentration or distribution
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region

Definitions

  • the present invention relates generally to MOSFET transistors and more generally to DMOS transistors having a trench structure.
  • a DMOS (Double diffused MOS) transistor is a type of MOSFET (Metal Oxide Semiconductor Field Effect Transistor) that uses two sequential diffusion steps aligned to the same edge to form the channel region of the transistor.
  • MOSFET Metal Oxide Semiconductor Field Effect Transistor
  • DMOS transistors are often high voltage, high current devices, used either as discrete transistors or as components in power integrated circuits. DMOS transistors can provide high current per unit area with a low forward voltage drop.
  • a typical discrete DMOS transistor structure includes two or more individual DMOS transistor cells which are fabricated in parallel.
  • the individual DMOS transistor cells share a common drain contact (the substrate), while their sources are all shorted together with metal and their gates are shorted together by polysilicon.
  • the discrete DMOS circuit is constructed from a matrix of smaller transistors, it behaves as if it were a single large transistor.
  • DMOS transistor is a so-called trench DMOS transistor in which the channel is present on the sidewall of a trench, with the gate formed in the trench, which extends from the source towards the drain.
  • the trench which is lined with a thin oxide layer and filled with polysilicon, allows less constricted current flow than the vertical DMOS transistor structure and thereby provides lower values of specific on-resistance. Examples of trench DMOS transistors are disclosed in U.S. Pat. Nos. 5,072,266, 5,541,425, and 5,866,931.
  • trench DMOS transistor 10 includes heavily doped substrate 11 , upon which is formed an epitaxial layer 12 , which is more lightly doped than substrate 11 .
  • Metallic layer 13 is formed on the bottom of substrate 11 , allowing an electrical contact 14 to be made to substrate 11 .
  • DMOS transistors also include source regions 16 a , 16 b , 16 c , and 16 d , and body regions 15 a and 15 b .
  • Epitaxial region 12 serves as the drain. In the example shown in FIG.
  • substrate 11 is relatively highly doped with N-type dopants
  • epitaxial layer 12 is relatively lightly doped with N type dopants
  • source regions 16 a , 16 b , 16 c , and 16 d are relatively highly doped with N type dopants
  • body regions 15 a and 15 b are relatively highly doped with P type dopants.
  • a doped polycrystalline silicon gate electrode 18 is formed within a trench, and is electrically insulated from other regions by gate dielectric layer 17 formed on the bottom and sides of the trench containing gate electrode 18 .
  • the trench may extend into the heavily doped substrate 11 to reduce any resistance caused by the flow of carriers through the lightly doped epitaxial layer 12 , but this structure also limits the drain-to-source breakdown voltage of the transistor.
  • a drain electrode 14 is connected to the back surface of the substrate 11 , a source electrode 22 is connected to the source regions 16 and the body regions 15 by source/body metal layer 23 , and a gate electrode 19 is connected to the polysilicon 18 that fills the trench forming the gate.
  • trench DMOS device 30 includes substrate 11 , epitaxial region 12 , body regions 15 a and 15 b , and source regions 16 a , 16 b , 16 c , and 16 d .
  • N+ region 39 is added along the lower sides and bottom of trench 36 , or alternatively just along the bottom of trench 36 .
  • a layer of oxide 35 is present on the silicon surface. This structure improves the device performance by allowing carriers to flow through a heavily doped region at the bottom of the trench, thereby reducing the local resistance.
  • trench DMOS devices It would be desirable to provide further improvements to trench DMOS devices. For example, there is a need for a trench DMOS device that provides a low on-resistance and which is relatively simple and inexpensive to fabricate.
  • a trench MOSFET device comprises: (1) a first region of semiconductor material of a first conductivity type; (2) a gate trench formed within the first region; (3) a layer of gate dielectric within the gate trench; (4) a gate electrode within the gate trench adjacent the layer of gate dielectric material; (5) a drain access trench formed within the first region; (6) a drain access region of conductive material located within the drain access trench; (7) a source region of the first conductivity type within the first region, the source region being at or near a top surface of the first region and adjacent to the gate trench; (8) a body region within the first region below the source region and adjacent to the gate trench, the body region having a second conductivity type opposite the first conductivity type; and (9) a second region of semiconductor material within the first region below the body region.
  • the second region is of the first conductivity type and has a higher dopant concentration than the first semiconductor region. Moreover, the second region extends from the gate trench to the drain access trench, and it
  • the gate electrode can be formed of various conductive materials, for example, aluminum, alloys of aluminum, refractory metals, doped polycrystalline silicon, silicides, and combinations of polycrystalline silicon and refractory metals.
  • the first region can be an epitaxial layer deposited on the semiconductor substrate (which is beneficially doped to the first conductivity type), an epitaxial layer is not necessary with the present invention.
  • the first region can correspond to a semiconductor substrate, if desired.
  • the gate trench can take on a number of shapes.
  • the gate trench has the shape of an octagonal, hexagonal, circular, square or rectangular mesh or lattice when viewed from above.
  • the drain access trench is greater in width than the gate trench. In others, the drain access trench is of equal or lesser width than the gate trench.
  • the conductive material of the drain access region can comprise, for example, doped polycrystalline silicon, silicides and/or metal (for example, aluminum, refractory metals, and alloys thereof).
  • an oxide layer is provided adjacent the sidewalls of the drain access trench.
  • a method of making a semiconductor device comprises: (a) providing a first region of semiconductor material of a first conductivity type; (b) etching a gate trench and a drain access trench within the first region; (c) forming a second semiconductor region within the first region, the second region: (i) extending from the gate trench to the drain access trench, (ii) being self-aligned to both the gate trench and the drain access trench, (iii) being of the first conductivity type, and (iv) having a higher dopant concentration than the first region; (d) forming a layer of gate dielectric material within the gate trench; (e) depositing a gate electrode within the gate trench adjacent the layer of gate dielectric material; (f) depositing a drain access region of conductive material within the drain access trench; (g) forming a body region within the first region above the second region and adjacent the gate trench, the body region having a second conductivity type opposite the first conductivity type; and (h)
  • the gate trench and the drain access trench are formed simultaneously.
  • the second semiconductor region is preferably formed using a single implantation step.
  • the gate trench is formed in a different etching step from the drain access trench.
  • the gate trench can be formed prior to the drain access trench, or vice versa.
  • a first implantation step can be performed after formation of the gate trench, and a second implantation steps can be performed after formation of the drain access trench.
  • the drain access region can comprise a metal region and/or a polysilicon region.
  • the gate and drain access trenches are formed prior to the formation of the body and source regions. In others, the gate and drain access trenches are formed subsequent to the formation of the body and source regions.
  • a dielectric material layer is formed adjacent sidewalls of the drain access trench, in which case the dielectric material layer can be formed, for example, in the same process step as the gate dielectric material.
  • the gate electrode is a doped polysilicon or silicide electrode
  • the drain access region is a metal region
  • the gate electrode is a doped polysilicon or silicide electrode
  • the drain access region at least partially comprises a doped polysilicon or silicide region.
  • the drain access region can be entirely formed of doped polysilicon or silicide, and the gate electrode and the drain access region can be formed in different polysilicon or silicide formation steps.
  • the drain access region can partially comprise a doped polysilicon or silicide region that is introduced in the same polysilicon or silicide formation step as the gate electrode, in which case (a) the drain access region can further comprise an additional doped polysilicon or silicide region, which is introduced in a subsequent polysilicon or silicide formation step or (b) the drain access region can further comprise a metal region, which is introduced in a metal deposition step.
  • FIGS. 1 and 2 each show cross-sectional views of a conventional trench DMOS transistor.
  • FIG. 3 shows a cross-sectional view of a trench DMOS transistor constructed in accordance with the prior art.
  • FIG. 4 shows an embodiment of the trench DMOS transistor constructed in accordance with the present invention.
  • FIGS. 5 a - 5 d illustrate a sequence of process steps forming the trench DMOS transistor shown in FIG. 4 .
  • FIGS. 6-8 show top views of various geometries in which a plurality of trench DMOS transistors constructed in accordance with the present invention may be arranged.
  • FIGS. 9 a - 9 d illustrate a sequence of process steps for forming a trench DMOS transistor in accordance with an embodiment of the present invention.
  • FIGS. 10 a - 10 b illustrate a sequence of process steps for forming a trench DMOS transistor in accordance with another embodiment of the present invention.
  • FIGS. 11 a - 11 f illustrate a sequence of process steps for forming a trench DMOS transistor in accordance with another embodiment of the present invention.
  • FIG. 3 shows a trench DMOS transistor 100 constructed in accordance with the prior art.
  • trench DMOS transistor 100 includes a substrate 25 , heavily doped buried region 11 , and an epitaxial region 12 , which is more lightly doped than buried region 11 .
  • the substrate 25 may be N-type or P-type, a P-type substrate will typically be preferred when the structure is to be incorporated into an integrated circuit, since junction isolated devices may be readily fabricated.
  • the DMOS transistor also includes source regions 16 a and 16 b and body regions 15 a and 15 b .
  • the body regions 15 a , 15 b may include a deeper more heavily doped region and a shallower, more lightly doped region.
  • buried region 11 is relatively highly doped with N type dopants
  • epitaxial region 12 is relatively lightly doped with N type dopants
  • source regions 16 a and 16 b relatively highly doped with N type dopants
  • body regions 15 a and 15 b include portions that are relatively highly doped and relatively lightly doped with P type dopants.
  • a polycrystalline silicon gate electrode 18 which is formed within a trench, is electrically insulated from other regions by a gate dielectric layer 17 formed on the bottom and sides of the trench containing gate electrode 18 .
  • the trench extends into the heavily doped buried region 11 .
  • the drain electrode is located on the top surface rather than the back surface of the structure. More specifically, a drain access region 26 extends from the top surface of the device to the heavily doped buried region 11 .
  • the drain access region 26 is heavily doped and of the same conductivity type as the buried region 11 .
  • the drain access region provides a low resistance path from the heavily doped buried region 11 to a drain electrode 14 .
  • a source and body electrode 22 is connected to the source regions 16 and the body regions 15 through source and body metal layer 23 , and a gate electrode 19 is connected to the polysilicon 18 that fills the trench.
  • One problem with the device structure shown in FIG. 3 is that it can be relatively expensive to manufacture because it requires the deposition of an epitaxial layer, i.e., region 12 , which is inherently expensive to produce.
  • trench DMOS transistor 100 includes a substrate 25 in which the device is formed. Similar to the previously depicted structures, the DMOS transistor shown in FIG. 4 includes source regions 16 a , 16 b , 16 c and 16 d and body regions 15 a and 15 b . As is commonly the case, in the example shown in FIG.
  • substrate 25 is doped with N-type dopants (although alternatively, P-type dopants may be used), source regions 16 a , 16 b , 16 c , and 16 d are relatively highly doped with N type dopants, and body regions 15 a and 15 b are both relatively highly doped and relatively lightly doped with P type dopants.
  • Polycrystalline silicon gate electrodes 18 a , 18 b , 18 c and 18 d are each formed within a gate trench.
  • the gate electrodes 18 a , 18 b , 18 c and 18 d are electrically insulated from other regions by gate dielectric layers 17 a , 17 b , 17 c and 17 d formed on the bottom and sides of each respective gate trench. Additional trenches defining drain access regions 26 a , 26 b , and 26 c also extend from the top surface of the device.
  • a low resistance path for the drain is provided by adding heavily doped regions along the lower sides and bottom of the gate trenches and the drain access trenches, or alternatively, only along the bottom of the gate trenches and drain access trenches.
  • the heavily doped regions merge laterally, forming continuous, heavily doped regions 39 a , 39 b and 39 c that extend from the bottom of each gate trench to its associated drain access trench.
  • the drain access regions 26 a , 26 b and 26 c are preferably heavily doped with the same conductivity type dopant as heavily doped regions 39 a , 39 b and 39 c .
  • the drain access regions 26 a , 26 b and 26 c provide low resistance paths from the heavily doped regions 39 a , 39 b and 39 c to the drain electrode, which is preferably located on the top surface of the device.
  • the heavily doped regions 39 a , 39 b and 39 c are preferably formed by diffusing a species such as phosphorous and/or arsenic through the gate and access trenches before they are filled with polysilicon.
  • the gate and drain access trenches should be sufficiently close to one another to ensure that the dopants diffusing therethrough merge together to form the continuous, low resistance path between the trenches.
  • These heavily doped regions are self-aligned to the bottoms of the gate and the drain access trenches.
  • the structure shown in FIG. 4 advantageously eliminates the need for an epitaxial layer 12 as well as the need for a layer formed below the epitaxial layer, such as the region 11 shown in FIG. 3 .
  • the inventive DMOS devices shown in FIG. 4 may be fabricated in accordance with conventional trench DMOS processing techniques with the appropriate modification of the deposition and etching steps.
  • the FIG. 4 device begins by forming the bodies 15 a and 15 b and the source regions 16 a - 16 d in diffusion steps and the gate and drain access trenches in etching steps. Additional details concerning such steps may be found, for example, in previously mentioned U.S. Pat. No. 4,893,160.
  • a dielectric layer 17 such as a silicon dioxide layer is grown in the trenches, followed by the introduction of a diffusing species, e.g., an n-type species such as phosphorous or arsenic, to the bottom of the trenches by a technique such as ion implantation.
  • the diffusing species is then diffused to form the continuous, heavily doped regions 39 .
  • FIG. 5 a shows the structure at the end of this stage of fabrication with the heavily doped regions 39 self-aligned to the bottoms of the trenches.
  • the gate trenches are filled and the drain access trenches are partially filled with doped polysilicon 18 .
  • polysilicon will more quickly fill a narrow trench of a given depth than a wider trench of the same depth, since it deposits in an essentially uniform layer. Accordingly, in some embodiments of the invention such as those shown in the figures, it may be desirable to make the width of the drain access trench greater than the width of the gate trench. In this way, as shown in FIG. 5 b , when the gate trench is filled with polysilcon (polycrystalline silicon) the drain access trench will be only partially full.
  • an isotropic etch is used, which removes the polysilicon in the drain access trenches while leaving it in the gate trenches.
  • a subsequent etch process is employed to remove the silicon oxide layer lining the drain access trench producing the device of FIG. 5 c .
  • the drain access trench is filled with N type doped polysilicon using CVD, which also covers the surface of the wafer.
  • An isotropic etch is preformed to form the drain access region 26 .
  • a conductor other than doped polysilicon, for example, a metal conductor, can also be used to fill the trench.
  • FIGS. 6-8 show top views of various surface geometries in which a plurality of the inventive DMOS transistors may be arranged.
  • the arrangements include drain access cells 40 and transistor cells 50 .
  • the drain access cells 40 denote the structure defined by the drain access trench and the adjacent gate trenches, which are interconnected by the low resistance path at the bottom of the drain access trench and the surrounding transistor cells.
  • the transistor cells 50 denote the structure defined by the conventional DMOS transistor structure, which includes the gate trenches, the source regions and the body region. While these or any other geometries may be employed, the octagonal arrangement shown in FIG. 6 is particularly advantageous because it allows the relative areas occupied by the transistor cells and the drain access cells to be adjusted independently of one another so that a minimum device on-resistance can be achieved.
  • a layer of silicon oxide preferably silicon dioxide
  • silicon dioxide can be deposited over a structure like that illustrated in FIG. 5 b , covering the structure and filling the trenches that are only partially filled with polycrystalline silicon.
  • the silicon dioxide layer is then etched using techniques known in the art, for example, plasma etching, to produce silicon dioxide regions 24 .
  • the trenches are preferably filled with silicon dioxide regions 24 at this point to provide a planarized structure, which, in turn, improves the quality of subsequent masking steps.
  • This structure is then subjected to a plasma silicon etching step to remove the exposed polycrystalline silicon at the top surface of the structure, producing polysilicon regions 18 .
  • the exposed polycrystalline silicon that remains is oxidized, for example, using a wet or dry oxidation step, to form a thin oxide layer 27 on the polycrystalline silicon regions 18 , as illustrated in FIG. 9 a.
  • a masking layer such as a silicon nitride layer, is then deposited over the structure of FIG. 9 a .
  • This layer is then, in turn, masked and etched as is known in the art, producing a patterned masking layer 28 .
  • the silicon dioxide regions 24 of FIG. 9 a are then etched through apertures in the patterned masking layer 28 using an anisotropic plasma silicon dioxide etching step. (Alternately, thin oxide layer 27 is not formed, and nitride layer 28 is masked and etched, eliminating the need for an anisotropic oxide etch.) After this, the polysilicon at the trench bottom is likewise anisotropically etched. Finally, the silicon dioxide layer at the trench bottom is anisotropically etched, completing the formation of trenches 21 , illustrated in FIG. 9 b.
  • a layer of doped polycrystalline silicon is then deposited, covering the structure and filling the trenches 21 .
  • This polycrystalline silicon layer is etched in a plasma etching step, planarizing the overall structure and producing polysilicon regions 18 ′.
  • the exposed polycrystalline silicon is oxidized, for example, using a wet or dry oxidation step, to form a thin oxide layer 27 ′ on the newly exposed polycrystalline silicon regions 18 ′ as illustrated in FIG. 9 c .
  • the thin oxide layer 27 ′ is removed in a subsequent contact etching step.
  • the above step of forming the thin oxide layer 27 ′ is clearly an optional one.
  • the issue of photoresist adhesion to polysilicon a problem well known in the art, is effectively addressed.
  • FIG. 9 c Although the structure of FIG. 9 c is similar to that illustrated in FIG. 5 d , substantially different processing steps were used in their production.
  • the process leading to the structure of FIG. 9 c is advantageous relative to that leading to the structure of FIG. 5 d , because the polysilicon along the drain access trench sidewall is retained, reducing the likelihood of processing problems that reduce process yield.
  • a masking layer (not shown) is preferably applied and patterned using techniques known in the art. Silicon dioxide regions, and in some areas, silicon nitride regions as well, are then etched through apertures in the patterned masking layer, for example, using plasma etch techniques, or wet etches such as buffered oxide and phosphoric acid, forming contact openings. Finally, a conductive layer, for example, a metal layer such as aluminum, aluminum-copper, or aluminum-copper-silicon, is deposited over the structure, masked and etched using techniques known in the art to produce drain contact regions 29 a and source/body contact regions 29 b as illustrated in FIG. 9 d , as well as gate contacts (not shown), completing the structure.
  • a metal layer such as aluminum, aluminum-copper, or aluminum-copper-silicon
  • a masking layer such as a silicon nitride layer
  • a patterned masking layer 28 is deposited, masked and etched as is known in the art, producing a patterned masking layer 28 .
  • the silicon dioxide regions 24 (see FIG. 9 a ), which have a significantly higher etch rate than thermally grown oxide, are then etched through apertures in the patterned masking layer 28 using an anisotropic silicon dioxide etching step. After this, the polysilicon at the trench bottom is likewise anisotropically etched.
  • the silicon dioxide layer at the trench bottom is etched, completing the formation of trenches 21 , to produce the structure of FIG. 10 a .
  • the growth of thin oxide layer may be eliminated, removing the need for an anisotropic etch.
  • Silicon dioxide regions over the source/body regions are etched without the need for an additional mask, for example, using a buffered oxide etching step.
  • a conductive layer for example, a metal layer such as aluminum, aluminum-copper, aluminum-copper-silicon or tungsten, is deposited over the structure, covering the structure and filling the trenches 21 .
  • the metal layer is then masked and etched, using techniques known in the art, to produce drain contact regions 29 a and source/body contact regions 29 b as illustrated in FIG. 10 b .
  • the structure of FIG. 10 b is advantageous relative to that of FIG. 9 d , for example, in that lower resistance drain contacts are produced.
  • one metal such as tungsten may be used, with suitable liner layers such as Ti/TiN to fill the trench, and a second metal or set of metals may be used as the metal on the surface.
  • FIGS. 11 a - 11 f bodies 15 and source regions 16 are first formed in implantation/diffusion steps and gate trenches 21 g are formed in etching steps.
  • a dielectric layer 17 such as a silicon dioxide layer, is grown in the trenches and on the upper surface, followed by the introduction of a diffusing species, e.g., an n-type species such as phosphorous, to the bottom of the trenches by a technique such as ion implantation.
  • the diffusing species is then diffused to form heavily doped regions 39 a .
  • FIG. 11 a shows the structure at the end of this stage of fabrication. This structure differs from the structure of FIG. 5 a in that the wide drain access trenches of FIG. 5 a are not formed at this stage of device fabrication.
  • doped polysilicon is provided over the structure, filling the gate trenches 21 g .
  • the doped polysilicon layer is subsequently etched in a plasma etch process, creating doped polysilicon regions 18 .
  • the remaining exposed polycrystalline silicon is oxidized, for example, using a wet or dry oxidation step, to form a thin oxide layer 27 on the polycrystalline silicon regions 18 , as illustrated in FIG. 11 b.
  • a first masking layer such as a first silicon nitride layer
  • a second masking layer such as silicon dioxide is deposited over the silicon nitride.
  • This second layer is then masked and etched as is known in the art, producing a patterned masking layer 28 b .
  • Photomask and etch processes are then repeated to produce patterned masking layer 28 a .
  • the exposed silicon dioxide regions 17 are then etched through mutual apertures in the patterned masking layers 28 a and 28 b , while the masking layer of photoresist is still present, using a silicon dioxide etching step.
  • the resulting structure is illustrated in FIG. 11 c.
  • drain access trenches 21 d are then etched in the exposed silicon through the mutual apertures in the patterned masking layers 28 a , 28 b and silicon dioxide 17 using an anisotropic silicon etching step.
  • the drain access trenches 21 d need not be of the same depth as the earlier provided gate trenches, because they are formed in separate process steps.
  • An n-type species such as phosphorous, is then provided at the bottom of the trenches 21 d by a technique such as ion implantation and diffusion, forming heavily doped regions 39 b .
  • the resulting structure is illustrated in FIG. 11 d . Regions 39 b overlap regions 39 a . Together, regions 39 a and 39 b form heavily doped regions that extend from the bottom of each gate trench to an associated drain access trench.
  • a partial silicon nitride etch is then performed, removing those portions of patterned masking layer 28 a that are not covered by the patterned masking layer 28 b .
  • the remaining portions of patterned masking layers 28 b and 28 a are then used as a mask for a subsequent contact etching step, in which exposed portions of silicon dioxide layer 17 and 28 b are removed.
  • the resulting structure is illustrated in FIG. 11 e.
  • a conductive layer for example, a metal layer, or combination of metal layers such as discussed above, is deposited over the structure, covering the surface and filling the drain access trenches 21 d , using techniques known in the art to produce drain contact regions 29 a and source/body contact regions 29 b as illustrated in FIG. 11 f , as well as a gate contact (not shown), completing the structure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
US10/144,214 2000-03-01 2002-05-13 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface Expired - Fee Related US6812526B2 (en)

Priority Applications (10)

Application Number Priority Date Filing Date Title
US10/144,214 US6812526B2 (en) 2000-03-01 2002-05-13 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
EP03728855.2A EP1504473B1 (en) 2002-05-13 2003-05-13 Trench dmos transistor structure
CN2008101699179A CN101452857B (zh) 2002-05-13 2003-05-13 沟槽dmos晶体管结构的制造方法
AU2003234415A AU2003234415A1 (en) 2002-05-13 2003-05-13 Trench dmos transistor structure
CNB038110377A CN100438069C (zh) 2002-05-13 2003-05-13 沟槽dmos晶体管结构的制造方法
PCT/US2003/014943 WO2003096428A1 (en) 2002-05-13 2003-05-13 Trench dmos transistor structure
JP2004504300A JP2005525703A (ja) 2002-05-13 2003-05-13 トレンチ二重拡散金属酸化膜半導体構造
KR1020047018159A KR100976526B1 (ko) 2002-05-13 2003-05-13 반도체 디바이스 및 반도체 디바이스 제조 방법
TW092113246A TWI270985B (en) 2002-05-13 2003-05-15 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
US10/978,932 US6949432B2 (en) 2000-03-01 2004-11-01 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/516,285 US6472709B1 (en) 1999-03-01 2000-03-01 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
US10/144,214 US6812526B2 (en) 2000-03-01 2002-05-13 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/516,285 Continuation-In-Part US6472709B1 (en) 1999-03-01 2000-03-01 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/978,932 Division US6949432B2 (en) 2000-03-01 2004-11-01 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Publications (2)

Publication Number Publication Date
US20020125527A1 US20020125527A1 (en) 2002-09-12
US6812526B2 true US6812526B2 (en) 2004-11-02

Family

ID=29418504

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/144,214 Expired - Fee Related US6812526B2 (en) 2000-03-01 2002-05-13 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
US10/978,932 Expired - Fee Related US6949432B2 (en) 2000-03-01 2004-11-01 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/978,932 Expired - Fee Related US6949432B2 (en) 2000-03-01 2004-11-01 Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Country Status (8)

Country Link
US (2) US6812526B2 (zh)
EP (1) EP1504473B1 (zh)
JP (1) JP2005525703A (zh)
KR (1) KR100976526B1 (zh)
CN (2) CN100438069C (zh)
AU (1) AU2003234415A1 (zh)
TW (1) TWI270985B (zh)
WO (1) WO2003096428A1 (zh)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060063349A1 (en) * 2004-02-05 2006-03-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
US20080258214A1 (en) * 2007-04-17 2008-10-23 Byung Tak Jang Semiconductor Device and Method of Fabricating the Same
US20090309155A1 (en) * 2008-06-12 2009-12-17 Mkhitarian Aram H Vertical transistor with integrated isolation
US20100194467A1 (en) * 2006-09-08 2010-08-05 Fairchild Semiconductor Corporation Devices, Methods, and Systems With MOS-Gated Trench-to-Trench Lateral Current Flow
US8598655B1 (en) * 2012-08-03 2013-12-03 Infineon Technologies Dresden Gmbh Semiconductor device and method for manufacturing a semiconductor device
US8878287B1 (en) * 2012-04-12 2014-11-04 Micrel, Inc. Split slot FET with embedded drain

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6750524B2 (en) * 2002-05-14 2004-06-15 Motorola Freescale Semiconductor Trench MOS RESURF super-junction devices
US6943426B2 (en) * 2002-08-14 2005-09-13 Advanced Analogic Technologies, Inc. Complementary analog bipolar transistors with trench-constrained isolation diffusion
JP4266122B2 (ja) * 2002-11-18 2009-05-20 コバレントマテリアル株式会社 半導体基板の製造方法
US6815714B1 (en) 2003-02-20 2004-11-09 National Semiconductor Corporation Conductive structure in a semiconductor material
US6812486B1 (en) 2003-02-20 2004-11-02 National Semiconductor Corporation Conductive structure and method of forming the structure
DE10326523A1 (de) 2003-06-12 2005-01-13 Infineon Technologies Ag Feldeffekttransistor, insbesondere doppelt diffundierter Feldeffekttransistor, sowie Herstellungsverfahren
US7045857B2 (en) * 2004-03-26 2006-05-16 Siliconix Incorporated Termination for trench MIS device having implanted drain-drift region
US7102201B2 (en) * 2004-07-15 2006-09-05 International Business Machines Corporation Strained semiconductor device structures
US7781826B2 (en) * 2006-11-16 2010-08-24 Alpha & Omega Semiconductor, Ltd. Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter
KR100734266B1 (ko) * 2005-07-15 2007-07-02 삼성전자주식회사 콘택 저항이 개선된 수직 채널 반도체 소자 및 그 제조방법
DE102005047169B4 (de) * 2005-09-30 2015-08-20 Infineon Technologies Ag Lateraler DMOS-Transistor mit Trench-Drainzone
JP2008060537A (ja) * 2006-07-31 2008-03-13 Sanyo Electric Co Ltd 半導体装置及びその製造方法
US7812409B2 (en) * 2006-12-04 2010-10-12 Force-Mos Technology Corp. Trench MOSFET with cell layout, ruggedness, truncated corners
KR100790257B1 (ko) * 2006-12-27 2008-01-02 동부일렉트로닉스 주식회사 반도체 소자 및 그 제조방법
JP2009146999A (ja) * 2007-12-12 2009-07-02 Seiko Instruments Inc 半導体装置
US20110101452A1 (en) * 2008-05-28 2011-05-05 Nxp B.V. Trench gate semiconductor device and method of manufacturing thereof
KR20100073665A (ko) * 2008-12-23 2010-07-01 주식회사 동부하이텍 트렌치형 ｍｏｓｆｅｔ 소자 및 방법
US8222695B2 (en) 2009-06-30 2012-07-17 Semiconductor Components Industries, Llc Process of forming an electronic device including an integrated circuit with transistors coupled to each other
US8124468B2 (en) * 2009-06-30 2012-02-28 Semiconductor Components Industries, Llc Process of forming an electronic device including a well region
US9306056B2 (en) 2009-10-30 2016-04-05 Vishay-Siliconix Semiconductor device with trench-like feed-throughs
JP5427003B2 (ja) * 2009-11-17 2014-02-26 ピーテック テクノロジー カンパニー リミテッド トレンチ型パワーｍｏｓトランジスタおよびその製造方法
US8389369B2 (en) * 2010-02-08 2013-03-05 Semiconductor Components Industries, Llc Electronic device including a doped region disposed under and having a higher dopant concentration than a channel region and a process of forming the same
US8299560B2 (en) * 2010-02-08 2012-10-30 Semiconductor Components Industries, Llc Electronic device including a buried insulating layer and a vertical conductive structure extending therethrough and a process of forming the same
US8298886B2 (en) * 2010-02-08 2012-10-30 Semiconductor Components Industries, Llc Electronic device including doped regions between channel and drain regions and a process of forming the same
JP2012069824A (ja) * 2010-09-24 2012-04-05 Seiko Instruments Inc 半導体装置および半導体装置の製造方法
US8754472B2 (en) * 2011-03-10 2014-06-17 O2Micro, Inc. Methods for fabricating transistors including one or more circular trenches
US9293584B2 (en) * 2011-11-02 2016-03-22 Broadcom Corporation FinFET devices
US8896060B2 (en) 2012-06-01 2014-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. Trench power MOSFET
US8969955B2 (en) 2012-06-01 2015-03-03 Taiwan Semiconductor Manufacturing Company, Ltd. Power MOSFET and methods for forming the same
JP5440662B2 (ja) * 2012-07-02 2014-03-12 富士電機株式会社 半導体装置の製造方法
US8669611B2 (en) 2012-07-11 2014-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method for power MOS transistor
US9130060B2 (en) 2012-07-11 2015-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit having a vertical power MOS transistor
KR102059131B1 (ko) * 2013-04-05 2019-12-24 삼성전자주식회사 그래핀 소자 및 이의 제조 방법
CN103346167A (zh) * 2013-06-24 2013-10-09 成都瑞芯电子有限公司 可有效降低栅极电阻和栅极电容的柱栅金氧半场效晶体管及其制造方法
US9136368B2 (en) * 2013-10-03 2015-09-15 Texas Instruments Incorporated Trench gate trench field plate semi-vertical semi-lateral MOSFET
CN104576743B (zh) * 2015-01-28 2017-10-20 无锡新洁能股份有限公司 沟槽功率mos器件及其制造方法
US20180145171A1 (en) * 2016-11-23 2018-05-24 Microchip Technology Incorporated Field Effect Transistor (FET) or Other Semiconductor Device with Front-Side Source and Drain Contacts
US10269955B2 (en) * 2017-01-17 2019-04-23 Cree, Inc. Vertical FET structure
JP2019057534A (ja) * 2017-09-19 2019-04-11 株式会社東芝 半導体装置及び制御システム
US10784373B1 (en) * 2019-03-14 2020-09-22 Semiconductor Components Industries, Llc Insulated gated field effect transistor structure having shielded source and method
DE102019008556A1 (de) * 2019-03-14 2020-09-17 Semiconductor Components Industries, Llc Feldeffekttransistorstruktur mit isoliertem Gate mit abgeschirmter Quelle und Verfahren
CN110299356A (zh) * 2019-07-26 2019-10-01 宁波芯浪电子科技有限公司 一种用于mos管的静电保护方法
CN112366230A (zh) * 2020-11-09 2021-02-12 中芯集成电路制造(绍兴)有限公司 功率半导体器件及形成方法
CN112838010A (zh) * 2021-01-11 2021-05-25 江苏东海半导体科技有限公司 低导通电阻沟槽型功率半导体器件的制备方法
CN115064443A (zh) * 2022-06-21 2022-09-16 上海晶岳电子有限公司 一种功率半导体结构制造方法

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5124764A (en) 1986-10-21 1992-06-23 Texas Instruments Incorporated Symmetric vertical MOS transistor with improved high voltage operation
JPH05275464A (ja) 1992-03-27 1993-10-22 Hitachi Ltd 化合物半導体集積回路装置の製造方法
US5416350A (en) 1993-03-15 1995-05-16 Kabushiki Kaisha Toshiba Semiconductor device with vertical transistors connected in series between bit lines
US5430316A (en) 1992-02-18 1995-07-04 Sgs-Thomson Microeletronics, S.R.L. VDMOS transistor with improved breakdown characteristics
US5640034A (en) 1992-05-18 1997-06-17 Texas Instruments Incorporated Top-drain trench based resurf DMOS transistor structure
US5714774A (en) * 1992-07-28 1998-02-03 Fuji Electric Co., Ltd. Two-gate semiconductor power switching device
US5882966A (en) 1995-09-30 1999-03-16 Samsung Electronics Co., Ltd. BiDMOS semiconductor device and method of fabricating the same
US6072215A (en) 1998-03-25 2000-06-06 Kabushiki Kaisha Toyota Chuo Kenkyusho Semiconductor device including lateral MOS element
US6124612A (en) 1998-01-15 2000-09-26 Siemens Aktiengesellschaft FET with source-substrate connection and method for producing the FET

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4893160A (en) * 1987-11-13 1990-01-09 Siliconix Incorporated Method for increasing the performance of trenched devices and the resulting structure
US5072266A (en) 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
US5410170A (en) 1993-04-14 1995-04-25 Siliconix Incorporated DMOS power transistors with reduced number of contacts using integrated body-source connections
JP3400846B2 (ja) 1994-01-20 2003-04-28 三菱電機株式会社 トレンチ構造を有する半導体装置およびその製造方法
JP3395473B2 (ja) 1994-10-25 2003-04-14 富士電機株式会社 横型トレンチｍｉｓｆｅｔおよびその製造方法
JP3303601B2 (ja) * 1995-05-19 2002-07-22 日産自動車株式会社 溝型半導体装置
US5877528A (en) * 1997-03-03 1999-03-02 Megamos Corporation Structure to provide effective channel-stop in termination areas for trenched power transistors
CN1163973C (zh) * 1999-03-01 2004-08-25 通用半导体公司 沟槽式双扩散金属氧化物半导体器件及其制造方法
GB0005650D0 (en) 2000-03-10 2000-05-03 Koninkl Philips Electronics Nv Field-effect semiconductor devices

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5124764A (en) 1986-10-21 1992-06-23 Texas Instruments Incorporated Symmetric vertical MOS transistor with improved high voltage operation
US5430316A (en) 1992-02-18 1995-07-04 Sgs-Thomson Microeletronics, S.R.L. VDMOS transistor with improved breakdown characteristics
JPH05275464A (ja) 1992-03-27 1993-10-22 Hitachi Ltd 化合物半導体集積回路装置の製造方法
US5640034A (en) 1992-05-18 1997-06-17 Texas Instruments Incorporated Top-drain trench based resurf DMOS transistor structure
US5714774A (en) * 1992-07-28 1998-02-03 Fuji Electric Co., Ltd. Two-gate semiconductor power switching device
US5416350A (en) 1993-03-15 1995-05-16 Kabushiki Kaisha Toshiba Semiconductor device with vertical transistors connected in series between bit lines
US5882966A (en) 1995-09-30 1999-03-16 Samsung Electronics Co., Ltd. BiDMOS semiconductor device and method of fabricating the same
US6124612A (en) 1998-01-15 2000-09-26 Siemens Aktiengesellschaft FET with source-substrate connection and method for producing the FET
US6072215A (en) 1998-03-25 2000-06-06 Kabushiki Kaisha Toyota Chuo Kenkyusho Semiconductor device including lateral MOS element

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060063349A1 (en) * 2004-02-05 2006-03-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
US7250344B2 (en) * 2004-02-05 2007-07-31 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
US20100194467A1 (en) * 2006-09-08 2010-08-05 Fairchild Semiconductor Corporation Devices, Methods, and Systems With MOS-Gated Trench-to-Trench Lateral Current Flow
US8330217B2 (en) * 2006-09-08 2012-12-11 Fairchild Semiconductor Corporation Devices, methods, and systems with MOS-gated trench-to-trench lateral current flow
US8704301B2 (en) 2006-09-08 2014-04-22 Fairchild Semiconductor Corporation Devices, methods, and systems with MOS-gated trench-to-trench lateral current flow
US20080258214A1 (en) * 2007-04-17 2008-10-23 Byung Tak Jang Semiconductor Device and Method of Fabricating the Same
US8030705B2 (en) * 2007-04-17 2011-10-04 Dongbu Hitek Co., Ltd. Semiconductor device and method of fabricating the same
US20090309155A1 (en) * 2008-06-12 2009-12-17 Mkhitarian Aram H Vertical transistor with integrated isolation
US8878287B1 (en) * 2012-04-12 2014-11-04 Micrel, Inc. Split slot FET with embedded drain
US8598655B1 (en) * 2012-08-03 2013-12-03 Infineon Technologies Dresden Gmbh Semiconductor device and method for manufacturing a semiconductor device

Also Published As

Publication number Publication date
CN100438069C (zh) 2008-11-26
CN1653619A (zh) 2005-08-10
TWI270985B (en) 2007-01-11
EP1504473A1 (en) 2005-02-09
KR20040104731A (ko) 2004-12-10
CN101452857B (zh) 2011-04-06
KR100976526B1 (ko) 2010-08-17
JP2005525703A (ja) 2005-08-25
CN101452857A (zh) 2009-06-10
US20050095789A1 (en) 2005-05-05
EP1504473A4 (en) 2008-12-10
EP1504473B1 (en) 2018-08-15
US20020125527A1 (en) 2002-09-12
TW200425510A (en) 2004-11-16
WO2003096428A1 (en) 2003-11-20
US6949432B2 (en) 2005-09-27
AU2003234415A1 (en) 2003-11-11

Similar Documents

Publication Publication Date Title
US6812526B2 (en) Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
US6432775B2 (en) Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
KR100727452B1 (ko) 자기-정렬 트렌치를 갖는 모스-게이트 디바이스의 성형방법
US8021947B2 (en) Method of forming an insulated gate field effect transistor device having a shield electrode structure
US8129777B2 (en) Semiconductor device having a multi-channel type MOS transistor
US7224022B2 (en) Vertical type semiconductor device and method of manufacturing the same
US7344945B1 (en) Method of manufacturing a drain side gate trench metal-oxide-semiconductor field effect transistor
US6180441B1 (en) Bar field effect transistor
US7608510B2 (en) Alignment of trench for MOS
US9837358B2 (en) Source-gate region architecture in a vertical power semiconductor device
US6777745B2 (en) Symmetric trench MOSFET device and method of making same
US10249721B2 (en) Semiconductor device including a gate trench and a source trench
JP2002026323A (ja) トレンチ底部に厚いポリシリコン絶縁層を有するトレンチゲート型ｍｉｓデバイスの製造方法
US6977203B2 (en) Method of forming narrow trenches in semiconductor substrates
US11393907B2 (en) Transistor device with buried field electrode connection
JPH0897410A (ja) 自己整合した横型ｄｍｏｓトランジスタの製造法
KR100306744B1 (ko) 트렌치게이트전력소자의제조방법
TWI808856B (zh) 帶有遮罩電極的底部源極溝槽mosfet
US20240071833A1 (en) Hybrid fin-dielectric semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: GENERAL SEMICONDUCTOR, INC., NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BLANCHARD, RICHARD A.;REEL/FRAME:012907/0570

Effective date: 20020504

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20161102