US20230093689A1 - Semiconductor device and electronic device - Google Patents
Semiconductor device and electronic device Download PDFInfo
- Publication number
- US20230093689A1 US20230093689A1 US17/990,855 US202217990855A US2023093689A1 US 20230093689 A1 US20230093689 A1 US 20230093689A1 US 202217990855 A US202217990855 A US 202217990855A US 2023093689 A1 US2023093689 A1 US 2023093689A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- region
- insulator
- conductor
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 464
- 239000012212 insulator Substances 0.000 claims abstract description 403
- 239000004020 conductor Substances 0.000 claims abstract description 270
- 239000003990 capacitor Substances 0.000 claims description 80
- 229910052710 silicon Inorganic materials 0.000 claims description 48
- 239000010703 silicon Substances 0.000 claims description 48
- 230000015572 biosynthetic process Effects 0.000 claims description 45
- 239000012535 impurity Substances 0.000 claims description 42
- 239000000758 substrate Substances 0.000 abstract description 74
- 239000010410 layer Substances 0.000 description 70
- 239000010408 film Substances 0.000 description 60
- 239000013078 crystal Substances 0.000 description 57
- 230000006870 function Effects 0.000 description 54
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 51
- 229910052760 oxygen Inorganic materials 0.000 description 51
- 239000001301 oxygen Substances 0.000 description 51
- 125000004429 atom Chemical group 0.000 description 49
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 45
- 239000011701 zinc Substances 0.000 description 41
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 36
- 229910052739 hydrogen Inorganic materials 0.000 description 34
- 239000001257 hydrogen Substances 0.000 description 34
- 239000004973 liquid crystal related substance Substances 0.000 description 34
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 30
- 238000003384 imaging method Methods 0.000 description 28
- 230000000717 retained effect Effects 0.000 description 25
- 230000014759 maintenance of location Effects 0.000 description 23
- 238000000034 method Methods 0.000 description 23
- 230000002829 reductive effect Effects 0.000 description 22
- 230000003247 decreasing effect Effects 0.000 description 21
- 239000008188 pellet Substances 0.000 description 21
- 230000002093 peripheral effect Effects 0.000 description 20
- 238000010586 diagram Methods 0.000 description 19
- 229910052757 nitrogen Inorganic materials 0.000 description 18
- 239000000523 sample Substances 0.000 description 18
- 238000002173 high-resolution transmission electron microscopy Methods 0.000 description 17
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 16
- 229910052738 indium Inorganic materials 0.000 description 16
- 238000006243 chemical reaction Methods 0.000 description 15
- 230000007547 defect Effects 0.000 description 15
- 238000007667 floating Methods 0.000 description 15
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 15
- 239000000203 mixture Substances 0.000 description 12
- 229910052733 gallium Inorganic materials 0.000 description 11
- 239000000463 material Substances 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 11
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 11
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 10
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 230000004888 barrier function Effects 0.000 description 9
- 230000000694 effects Effects 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229910002601 GaN Inorganic materials 0.000 description 8
- 230000000903 blocking effect Effects 0.000 description 8
- 230000004048 modification Effects 0.000 description 8
- 238000012986 modification Methods 0.000 description 8
- 229910052727 yttrium Inorganic materials 0.000 description 8
- 229910052725 zinc Inorganic materials 0.000 description 8
- 229910052799 carbon Inorganic materials 0.000 description 7
- 230000008859 change Effects 0.000 description 7
- 230000014509 gene expression Effects 0.000 description 7
- 229910052732 germanium Inorganic materials 0.000 description 7
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 7
- 229910052735 hafnium Inorganic materials 0.000 description 7
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 7
- 239000002159 nanocrystal Substances 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- 239000010936 titanium Substances 0.000 description 7
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 7
- 229910052779 Neodymium Inorganic materials 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 6
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 6
- 229910001195 gallium oxide Inorganic materials 0.000 description 6
- 230000010354 integration Effects 0.000 description 6
- 230000033001 locomotion Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 229910052718 tin Inorganic materials 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 5
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 5
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 5
- 229910052786 argon Inorganic materials 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 5
- 238000002524 electron diffraction data Methods 0.000 description 5
- 229910052731 fluorine Inorganic materials 0.000 description 5
- 239000011737 fluorine Substances 0.000 description 5
- 229910021389 graphene Inorganic materials 0.000 description 5
- 229910000449 hafnium oxide Inorganic materials 0.000 description 5
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 5
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 5
- 229910052698 phosphorus Inorganic materials 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 238000012916 structural analysis Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 229910052715 tantalum Inorganic materials 0.000 description 5
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 5
- 229910052726 zirconium Inorganic materials 0.000 description 5
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 4
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 4
- 229910052783 alkali metal Inorganic materials 0.000 description 4
- 150000001340 alkali metals Chemical class 0.000 description 4
- 229910052784 alkaline earth metal Inorganic materials 0.000 description 4
- 150000001342 alkaline earth metals Chemical class 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 229910052801 chlorine Inorganic materials 0.000 description 4
- 239000000460 chlorine Substances 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 230000001186 cumulative effect Effects 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 238000010894 electron beam technology Methods 0.000 description 4
- 238000002003 electron diffraction Methods 0.000 description 4
- 229910002804 graphite Inorganic materials 0.000 description 4
- 239000010439 graphite Substances 0.000 description 4
- 150000002431 hydrogen Chemical class 0.000 description 4
- 229910052746 lanthanum Inorganic materials 0.000 description 4
- 238000005259 measurement Methods 0.000 description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 4
- 229910010271 silicon carbide Inorganic materials 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- 239000011800 void material Substances 0.000 description 4
- 229910052684 Cerium Inorganic materials 0.000 description 3
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 3
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 3
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 3
- 238000002441 X-ray diffraction Methods 0.000 description 3
- 230000004075 alteration Effects 0.000 description 3
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 3
- 229910052804 chromium Inorganic materials 0.000 description 3
- 239000011651 chromium Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 230000002349 favourable effect Effects 0.000 description 3
- 239000005262 ferroelectric liquid crystals (FLCs) Substances 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 3
- 238000012905 input function Methods 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 3
- 229910052749 magnesium Inorganic materials 0.000 description 3
- 239000011777 magnesium Substances 0.000 description 3
- 229910052750 molybdenum Inorganic materials 0.000 description 3
- 239000011733 molybdenum Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000005192 partition Methods 0.000 description 3
- 230000000737 periodic effect Effects 0.000 description 3
- 230000000704 physical effect Effects 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 239000000565 sealant Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- 239000004983 Polymer Dispersed Liquid Crystal Substances 0.000 description 2
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 2
- 238000003917 TEM image Methods 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000002585 base Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- GWXLDORMOJMVQZ-UHFFFAOYSA-N cerium Chemical compound [Ce] GWXLDORMOJMVQZ-UHFFFAOYSA-N 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 239000000284 extract Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 229910003437 indium oxide Inorganic materials 0.000 description 2
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 229910052743 krypton Inorganic materials 0.000 description 2
- DNNSSWSSYDEUBZ-UHFFFAOYSA-N krypton atom Chemical compound [Kr] DNNSSWSSYDEUBZ-UHFFFAOYSA-N 0.000 description 2
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 229910052754 neon Inorganic materials 0.000 description 2
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 2
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 2
- 230000001151 other effect Effects 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 229910052706 scandium Inorganic materials 0.000 description 2
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 2
- 229910052711 selenium Inorganic materials 0.000 description 2
- 239000011669 selenium Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- -1 tungsten nitride Chemical class 0.000 description 2
- 229910001930 tungsten oxide Inorganic materials 0.000 description 2
- 229910052724 xenon Inorganic materials 0.000 description 2
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 2
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 2
- MARUHZGHZWCEQU-UHFFFAOYSA-N 5-phenyl-2h-tetrazole Chemical compound C1=CC=CC=C1C1=NNN=N1 MARUHZGHZWCEQU-UHFFFAOYSA-N 0.000 description 1
- 229910052688 Gadolinium Inorganic materials 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910007541 Zn O Inorganic materials 0.000 description 1
- 229910001297 Zn alloy Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 201000009310 astigmatism Diseases 0.000 description 1
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 1
- 239000011449 brick Substances 0.000 description 1
- CEKJAYFBQARQNG-UHFFFAOYSA-N cadmium zinc Chemical compound [Zn].[Cd] CEKJAYFBQARQNG-UHFFFAOYSA-N 0.000 description 1
- 229910002092 carbon dioxide Inorganic materials 0.000 description 1
- 239000001569 carbon dioxide Substances 0.000 description 1
- 239000002041 carbon nanotube Substances 0.000 description 1
- 229910021393 carbon nanotube Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- UIWYJDYFSGRHKR-UHFFFAOYSA-N gadolinium atom Chemical compound [Gd] UIWYJDYFSGRHKR-UHFFFAOYSA-N 0.000 description 1
- YZZNJYQZJKSEER-UHFFFAOYSA-N gallium tin Chemical compound [Ga].[Sn] YZZNJYQZJKSEER-UHFFFAOYSA-N 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 125000005843 halogen group Chemical group 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910001385 heavy metal Inorganic materials 0.000 description 1
- XMBWDFGMSWQBCA-UHFFFAOYSA-N hydrogen iodide Chemical compound I XMBWDFGMSWQBCA-UHFFFAOYSA-N 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 229910052747 lanthanoid Inorganic materials 0.000 description 1
- 150000002602 lanthanoids Chemical class 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 230000005291 magnetic effect Effects 0.000 description 1
- QKEOZZYXWAIQFO-UHFFFAOYSA-M mercury(1+);iodide Chemical compound [Hg]I QKEOZZYXWAIQFO-UHFFFAOYSA-M 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052705 radium Inorganic materials 0.000 description 1
- 238000002310 reflectometry Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000005477 sputtering target Methods 0.000 description 1
- 239000003381 stabilizer Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- GPPXJZIENCGNKB-UHFFFAOYSA-N vanadium Chemical compound [V]#[V] GPPXJZIENCGNKB-UHFFFAOYSA-N 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- the present invention relates to, for example, an oxide, a transistor, a semiconductor device, and manufacturing methods thereof.
- the present invention relates to, for example, an oxide, a display device, a light-emitting device, a lighting device, a power storage device, a memory device, a processor, an imaging device, or an electronic device.
- the present invention relates to a method for manufacturing an oxide, a display device, a liquid crystal display device, a light-emitting device, a memory device, a processor, an imaging device, or an electronic device.
- the present invention relates to a driving method of a semiconductor device, a display device, a liquid crystal display device, a light-emitting device, a memory device, a processor, an imaging device, or an electronic device.
- one embodiment of the present invention is not limited to the above technical field.
- the technical field of one embodiment of the invention disclosed in this specification and the like relates to an object, a method, or a manufacturing method.
- one embodiment of the present invention relates to a process, a machine, manufacture, or a composition of matter.
- a semiconductor device generally means a device that can function by utilizing semiconductor characteristics.
- a display device, a light-emitting device, a lighting device, an electro-optical device, a semiconductor circuit, and an electronic device include a semiconductor device in some cases.
- a technique for forming a transistor by using a semiconductor over a substrate having an insulating surface has attracted attention.
- the transistor is applied to a wide range of semiconductor devices such as an integrated circuit and a display device.
- Silicon is known as a semiconductor applicable to a transistor.
- amorphous silicon As silicon which is used as a semiconductor of a transistor, either amorphous silicon or polycrystalline silicon is used depending on the purpose.
- amorphous silicon which can be used to form a film on a large substrate with the established technique.
- polycrystalline silicon which can form a transistor having high field-effect mobility.
- a method for forming polycrystalline silicon high-temperature heat treatment or laser light treatment which is performed on amorphous silicon has been known.
- oxide semiconductors typically, In—Ga—Zn oxide
- Oxide semiconductors have been researched since early times. In 1988, there was a disclosure of a crystal In—Ga—Zn oxide that can be used for a semiconductor element (see Patent Document 1). In 1995, a transistor including an oxide semiconductor was invented, and its electrical characteristics were disclosed (see Patent Document 2).
- a transistor including an amorphous oxide semiconductor is disclosed (see Patent Document 3).
- An oxide semiconductor can be formed by a sputtering method or the like, and thus can be used for a semiconductor of a transistor in a large display device.
- a transistor including an oxide semiconductor has high field-effect mobility; therefore, a high-performance display device where driver circuits are formed over the same substrate can be obtained.
- there is an advantage that capital investment can be reduced because part of production equipment for a transistor including amorphous silicon can be retrofitted and utilized.
- a transistor including an oxide semiconductor has an extremely low leakage current in an off state.
- a low-power-consumption CPU utilizing the small leakage current characteristic of a transistor including an oxide semiconductor is disclosed (see Patent Document 4). It is also disclosed that a transistor having a high field-effect mobility can be obtained by a well potential formed using an active layer including an oxide semiconductor (see Patent Document 5).
- the short channel effect refers to degradation of electric characteristics of a transistor due to a reduction in channel length (L).
- L channel length
- One of the short-channel effects occurs when a drain electric field reaches a source.
- the short-channel effect a transistor becomes normally-on, and the subthreshold swing value (also referred to as the S value) and the leakage current of a transistor are increased, for example.
- An object of one embodiment of the present invention is to provide a transistor having improved operation characteristics. Another object of one embodiment of the present invention is to provide a semiconductor device with low power consumption. Another object of one embodiment of the present invention is to provide a transistor that can be miniaturized and highly integrated and has stable electrical characteristics. Another object of one embodiment of the present invention is to provide a transistor with small parasitic capacitance.
- Another object is to provide a transistor with stable electrical characteristics. Another object is to provide a transistor having a low leakage current in an off state. Another object is to provide a transistor whose amount of on-state current is large. Another object is to provide a transistor having normally-off electrical characteristics. Another object is to provide a transistor having a small subthreshold swing value. Another object is to provide a transistor having high reliability.
- Another object is to achieve high performance, high reliability, and high productivity also of a semiconductor device including the transistor. Another object is to provide a semiconductor device to which oxygen is easily supplied to a channel layer of a transistor. Another object is to provide a novel semiconductor device. Note that the descriptions of these objects do not disturb the existence of other objects. Note that one embodiment of the present invention does not necessarily achieve all the objects listed above. Other objects will be apparent from and can be derived from the description of the specification, the drawings, the claims, and the like.
- One embodiment of the present invention is a semiconductor device.
- the semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, and an insulator.
- the oxide semiconductor includes a first region and a second region. The first region in the oxide semiconductor is surrounded in four directions by the conductor with the insulator interposed therebetween.
- the semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, a first insulator, and a second insulator.
- the oxide semiconductor includes a first region and a second region. The second region has lower resistance than the first region.
- the first region in the oxide semiconductor is surrounded in four directions by the conductor with the first insulator and the second insulator interposed therebetween.
- the impurity concentration may be higher in the second region than in the first region.
- the semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, and an insulator.
- the oxide semiconductor includes a first region, a second region, and a third region between the first region and the second region.
- the third region in the oxide semiconductor is surrounded in four directions by the conductor with the insulator interposed therebetween.
- the semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, a first insulator, and a second insulator.
- the oxide semiconductor includes a first region, a second region, and a third region between the first region and the second region.
- the third region in the oxide semiconductor is surrounded in four directions by the conductor with the first insulator and the second insulator interposed therebetween.
- the impurity concentration may be higher in the first region and the second region than in the third region.
- the first region may serve as one of a source region and a drain region
- the second region may serve as the other of the source region and the drain region
- the first insulator may include silicon, and the second insulator may include hafnium.
- the thickness of the first insulator may be different from that of the second insulator.
- Another embodiment of the present invention is an electronic device including any of the semiconductor devices in the above embodiments.
- a transistor can have favorable driving characteristics because of its high on-state current and low off-state current. Furthermore, low power consumption can be realized.
- a miniaturized transistor having highly stable electrical characteristics can be provided. Moreover, the channel length can be controlled easily, and thus a short-channel effect can be suppressed even in a miniaturized transistor. Therefore, the integration degree of transistors can be increased, so that a variety of small-sized electronic devices can be further downsized.
- a transistor with stable electrical characteristics can be provided.
- a transistor having a low leakage current in an off state can be provided.
- a transistor having high on-state current can be provided.
- a transistor having normally-off electrical characteristics can be provided.
- a transistor having a small subthreshold swing value can be provided.
- a transistor having high reliability can be provided.
- FIGS. 1 A to 1 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 2 A to 2 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 3 A to 3 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 4 A to 4 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 5 A to 5 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 6 A to 6 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 7 A to 7 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 8 A to 8 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 9 A to 9 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 10 A to 10 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 11 A to 11 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 12 A to 12 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 13 A to 13 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 14 A to 14 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 15 A to 15 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 16 A to 16 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 17 A to 17 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 18 A to 18 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 19 A to 19 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 20 A to 20 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 21 A to 21 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 22 A to 22 C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device.
- FIGS. 23 A to 23 D are Cs-corrected high-resolution TEM images of a cross section of a CAAC-OS and a cross-sectional schematic view of the CAAC-OS.
- FIGS. 24 A to 24 D are Cs-corrected high-resolution TEM images of a plane of a CAAC-OS.
- FIGS. 25 A to 25 C show structural analysis of a CAAC-OS and a single crystal oxide semiconductor by XRD.
- FIGS. 26 A and 26 B show electron diffraction patterns of a CAAC-OS.
- FIG. 27 shows a change in crystal part of an In—Ga—Zn oxide induced by electron irradiation.
- FIGS. 28 A and 28 B are each a circuit diagram illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 29 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 30 is cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 31 is cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 32 A and 32 B are circuit diagrams each illustrating a memory device of one embodiment of the present invention.
- FIG. 33 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 34 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 35 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 36 is a circuit diagram illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 37 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 38 A to 38 E are circuit diagrams illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 39 A and 39 B are top views each illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 40 A and 40 B are block diagrams each illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 41 A and 41 B are cross-sectional views each illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 42 A and 42 B are cross-sectional views each illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 43 A 1 , 43 A 2 , 43 A 3 , 43 B 1 , 43 B 2 , and 43 B 3 are perspective views and cross-sectional views illustrating semiconductor devices of embodiments of the present invention.
- FIG. 44 is a block diagram illustrating a semiconductor device of one embodiment of the present invention.
- FIG. 45 is a circuit diagram illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 46 A to 46 C are a circuit diagram, a top view, and a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 47 A and 47 B are a circuit diagram and a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention.
- FIGS. 48 A to 48 F are perspective views each illustrating an electronic device of one embodiment of the present invention.
- semiconductor device in this specification and the like means all devices which can operate by utilizing semiconductor characteristics.
- a semiconductor element such as a transistor, a semiconductor circuit, an arithmetic device, and a memory device are each an embodiment of a semiconductor device.
- An imaging device, a display device, a liquid crystal display device, a light-emitting device, an electro-optical device, a power generation device (including a thin film solar cell, an organic thin film solar cell, and the like), and an electronic device may each include a semiconductor device.
- a transistor is an element having at least three terminals of a gate, a drain, and a source.
- the transistor has a channel region between a drain (a drain terminal, a drain region, or a drain electrode) and a source (a source terminal, a source region, or a source electrode), and current can flow through the drain, the channel region, and the source.
- a drain a drain terminal, a drain region, or a drain electrode
- a source a source terminal, a source region, or a source electrode
- source and drain functions of a source and a drain might be switched when transistors having different polarities are employed or a direction of current flow is changed in circuit operation, for example. Therefore, the terms “source” and “drain” can be switched in this specification and the like.
- a silicon oxynitride film refers to a film in which the proportion of oxygen is higher than that of nitrogen.
- the silicon oxynitride film preferably contains oxygen, nitrogen, silicon, and hydrogen in the ranges of 55 atomic % to 65 atomic %, 1 atomic % to 20 atomic %, 25 atomic % to 35 atomic %, and 0.1 atomic % to 10 atomic %, respectively.
- a silicon nitride oxide film refers to a film in which the proportion of nitrogen is higher than that of oxygen.
- the silicon nitride oxide film preferably contains nitrogen, oxygen, silicon, and hydrogen in the ranges of 55 atomic % to 65 atomic %, 1 atomic % to 20 atomic %, 25 atomic % to 35 atomic %, and 0.1 atomic % to 10 atomic %, respectively.
- the terms “film” and “layer” can be interchanged with each other.
- the term “conductive layer” can be changed into the term “conductive film” in some cases.
- the term “insulating film” can be changed into the term “insulating layer” in some cases.
- the term “parallel” indicates that the angle formed between two straight lines is greater than or equal to ⁇ 10° and less than or equal to 10°, and accordingly also includes the case where the angle is greater than or equal to ⁇ 5° and less than or equal to 5°.
- a term “substantially parallel” indicates that the angle formed between two straight lines is greater than or equal to ⁇ 30° and less than or equal to 30°.
- a term “perpendicular” indicates that an angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly includes the case where the angle is greater than or equal to 85° and less than or equal to 95°.
- a term “substantially perpendicular” indicates that the angle formed between two straight lines is greater than or equal to 60° and less than or equal to 120°.
- an explicit description “X and Y are connected” means that X and Y are electrically connected, X and Y are functionally connected, and X and Y are directly connected. Accordingly, without being limited to a predetermined connection relation, for example, a connection relation shown in drawings or text, another connection relation is included in the drawings or the text.
- X and Y each denote an object (e.g., a device, an element, a circuit, a line, an electrode, a terminal, a conductive film, a layer, or the like).
- Examples of the case where X and Y are directly connected include the case where an element that allows an electrical connection between X and Y (e.g., a switch, a transistor, a capacitor, an inductor, a resistor, a diode, a display element, a light-emitting element, and a load) is not connected between X and Y, and the case where X and Y are connected without the element that allows the electrical connection between X and Y provided therebetween.
- an element that allows an electrical connection between X and Y e.g., a switch, a transistor, a capacitor, an inductor, a resistor, a diode, a display element, a light-emitting element, and a load
- one or more elements that enable electrical connection between X and Y can be connected between X and Y.
- a switch is controlled to be on or off. That is, a switch is conducting or not conducting (is turned on or off) to determine whether current flows therethrough or not.
- the switch has a function of selecting and changing a current path. Note that the case where X and Y are electrically connected includes the case where X and Y are directly connected.
- one or more circuits that enable functional connection between X and Y can be connected between X and Y.
- a logic circuit such as an inverter, a NAND circuit, or a NOR circuit
- a signal converter circuit such as a DA converter circuit, an AD converter circuit, or a gamma correction circuit
- a potential level converter circuit such as a power supply circuit (e.g., a step-up dc-dc converter, or a step-down dc-dc converter) or a level shifter circuit for changing the potential level of a signal
- a voltage source e.g., a step-up dc-dc converter, or a step-down dc-dc converter
- a level shifter circuit for changing the potential level of a signal
- a voltage source e.g., a step-up dc-dc converter, or a step-down dc-dc converter
- an amplifier circuit such as a circuit that can increase signal amplitude
- X and Y are functionally connected.
- the case where X and Y are functionally connected includes the case where X and Y are directly connected and the case where X and Y are electrically connected.
- an explicit description “X and Y are electrically connected” means that X and Y are electrically connected (i.e., the case where X and Y are connected with another element or another circuit provided therebetween), X and Y are functionally connected (i.e., the case where X and Y are functionally connected with another circuit provided therebetween), and X and Y are directly connected (i.e., the case where X and Y are connected without another element or another circuit provided therebetween). That is, in this specification and the like, the explicit description “X and Y are electrically connected” is the same as the description “X and Y are connected”.
- a source (or a first terminal or the like) of a transistor is electrically connected to X through (or not through) Z 1 and a drain (or a second terminal or the like) of the transistor is electrically connected to Y through (or not through) Z 2
- a source (or a first terminal or the like) of a transistor is directly connected to one part of Z 1 and another part of Z 1 is directly connected to X while a drain (or a second terminal or the like) of the transistor is directly connected to one part of Z 2 and another part of Z 2 is directly connected to Y
- the expressions include, for example, “X, Y, a source (or a first terminal or the like) of a transistor, and a drain (or a second terminal or the like) of the transistor are electrically connected to each other, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are electrically connected to each other in this order”, “a source (or a first terminal or the like) of a transistor is electrically connected to X, a drain (or a second terminal or the like) of the transistor is electrically connected to Y, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are electrically connected to each other in this order”, and “X is electrically connected to Y through a source (or a first terminal or the like) and a drain (or a second terminal or the like) of a transistor, and X, the source (or the
- a source (or a first terminal or the like) of a transistor is electrically connected to X through at least a first connection path, the first connection path does not include a second connection path, the second connection path is a path between the source (or the first terminal or the like) of the transistor and a drain (or a second terminal or the like) of the transistor, Z 1 is on the first connection path, the drain (or the second terminal or the like) of the transistor is electrically connected to Y through at least a third connection path, the third connection path does not include the second connection path, and Z 2 is on the third connection path”, and “a source (or a first terminal or the like) of a transistor is electrically connected to X at least with a first connection path through Z 1 , the first connection path does not include a second connection path, the second connection path includes a connection path through which the transistor is provided, a drain (or a second terminal or the like) of the transistor is electrically connected to Y at least with a third connection path through
- X, Y, Z 1 , and Z 2 each denote an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, or a layer).
- one component has functions of a plurality of components in some cases.
- one conductive film functions as the wiring and the electrode.
- electrical connection in this specification includes in its category such a case where one conductive film has functions of a plurality of components.
- FIGS. 1 A to 1 C illustrate an example of a transistor 100 .
- FIG. 1 B is a cross-sectional view taken along dashed-dotted line X 1 -X 2 in FIG. 1 A
- FIG. 1 C is a cross-sectional view taken along dashed-dotted line Y 1 -Y 2 in FIG. 1 A .
- the transistor 100 formed over a substrate 101 includes a conductor 160 and a conductor 170 each serving as a gate electrode; an oxide 130 including a region 131 , a region 132 serving as one of a source region and a drain region, and a region 133 serving as the other of the source region and the drain region; and an insulator 120 and an insulator 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to a wiring 140 a , a wiring 140 b , and a wiring 140 c , respectively.
- the regions 131 , 132 , and 133 are formed in the oxide 130 .
- the impurity concentration is higher in the regions 132 and 133 than in the region 131 , and the resistances of the regions 132 and 133 are reduced.
- the impurity concentration in the region 131 is 5% or less, 2% or less, or 1% or less, of the maximum impurity concentration in the regions 132 and 133 .
- the term “impurity” can be replaced with the term “donor”, “acceptor”, “dopant”, or “element”.
- the region 131 includes a region overlapping with the conductor 160 , and the regions 132 and 133 are regions excluding the region 131 .
- the regions 132 and 133 may be formed in part of a region where the oxide 130 and the conductor 160 overlap with each other.
- a region where a channel is formed is in contact with the regions 132 and 133 with low resistance, and high-resistance offset regions are not formed between the regions 132 and 133 and the region where a channel is formed, and accordingly, on-state current of the transistor 100 can be increased.
- the regions 132 and 133 may be formed by an ion doping treatment such as an ion implantation method.
- an ion doping treatment such as an ion implantation method.
- the conductor 160 is formed, and then a doping treatment is performed using the conductor 160 as a mask.
- the impurity penetrates the insulator 150 and is added to the oxide 130 .
- the impurity is not added to the region overlapping with the conductor 160 . Accordingly, as illustrated in FIG. 1 B , the regions 132 and 133 are formed. Therefore, the impurity concentration measured by SIMS is higher in the regions 132 and 133 than in the region 131 .
- Examples of an impurity added to the regions 132 and 133 include hydrogen, helium, neon, argon, krypton, xenon, nitrogen, fluorine, phosphorus, chlorine, arsenic, boron, magnesium, aluminum, silicon, titanium, vanadium, chromium, nickel, zinc, gallium, germanium, yttrium, zirconium, niobium, molybdenum, indium, tin, lanthanum, cerium, neodymium, hafnium, tantalum, and tungsten.
- helium, neon, argon, krypton, xenon, nitrogen, fluorine, phosphorus, chlorine, arsenic, and boron are preferable because they can be added relatively easily by an ion implantation method, an ion doping method, a plasma immersion ion implantation method, or the like.
- the transistor 100 has a structure in which an entire surface of the region 131 in the oxide 130 is surrounded by the conductors 160 and 170 with the insulators 120 and 150 interposed therebetween.
- an “entire surface of the region 131 in the oxide 130 ” includes top, bottom, and side surfaces of the region 131 in the oxide 130 , which are in contact with the insulator 120 and 150 .
- an “entire surface of the region 131 in the oxide 130 ” means an outermost surface of the region 131 in the oxide 130 .
- the entire surface of the region 131 in the oxide 130 is surrounded by the conductors with the insulators 120 and 150 interposed therebetween, whereby the region 131 where a channel is formed can be electrically surrounded in four directions (in other words, the four directions of the region 131 except for the channel length direction) by an electric field from the conductors 160 and 170 (a structure of a transistor in which a semiconductor is electrically surrounded by an electric field from a conductor is referred to as a surrounded channel (s-channel) structure). Therefore, a channel is formed in the entire region 131 in some cases. In a s-channel structure, a large amount of current can flow between a source and a drain of a transistor, and thus on-state current can be increased. Furthermore, a voltage is applied from all directions to a region where a channel is formed, and thus, a transistor in which leakage current is suppressed can be provided.
- the transistor has a s-channel structure
- a channel is formed in the entire surface of the region 131 in some cases. Therefore, as the oxide 130 has a larger thickness, a channel region becomes larger. In other words, the thicker the oxide 130 is, the larger the on-state current of the transistor is. In addition, when the oxide 130 is thicker, the proportion of the region with a high carrier controllability increases, leading to a smaller subthreshold swing value.
- the oxide 130 has a region with a thickness of greater than or equal to 10 nm, preferably greater than or equal to 20 nm, further preferably greater than or equal to 30 nm, and still further preferably greater than or equal to 50 nm, for example Note that the oxide 130 has a region with a thickness of, for example, less than or equal to 300 nm, preferably less than or equal to 200 nm, and further preferably less than or equal to 150 nm because the productivity of the semiconductor device might be decreased.
- the s-channel structure is suitable for a miniaturized transistor because a high on-state current can be obtained.
- a semiconductor device including the miniaturized transistor can have a high integration degree and high density.
- the channel length of the transistor is preferably less than or equal to 40 nm, further preferably less than or equal to 30 nm, and still further preferably less than or equal to 20 nm
- the channel width of the transistor is preferably less than or equal to 40 nm, further preferably less than or equal to 30 nm, and still further preferably less than or equal to 20 nm.
- the conductors 160 and 170 can be formed using a metal film containing an element selected from molybdenum, titanium, tantalum, tungsten, aluminum, copper, chromium, neodymium, and scandium; a metal nitride film containing any of the above elements as its component (e.g., a titanium nitride film, a molybdenum nitride film, or a tungsten nitride film); or the like.
- a conductive material such as indium tin oxide, indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added can also be used.
- a stacked structure of the above conductive material and the above metal material can be employed.
- Each of the insulators 120 and 150 is preferably an insulator containing oxygen, such as a silicon oxide film or a silicon oxynitride film. Note that as the insulator 120 , an insulator containing excessive oxygen (containing oxygen in excess of stoichiometric composition) is preferably used. When such an insulator containing excess oxygen is provided in contact with the oxide 130 , oxygen vacancies in the region 131 are compensated.
- an insulating film formed of aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, silicon nitride, or the like, which has barrier properties against oxygen and hydrogen, can be used.
- the insulators 120 and 150 formed of such a material each serve as a layer which prevents release of oxygen from the oxide 130 and entry of an impurity such as hydrogen from the outside.
- the insulators 120 and 150 are not necessarily formed of the same material. In the case where the insulators 120 and 150 are formed of different materials, an optimal structure obtained in such a manner that the insulators 120 and 150 have different thicknesses, for example, may be employed as appropriate in consideration of a physical property such as a dielectric constant. For example, a hafnium oxide-based material has a higher dielectric constant than a silicon oxide-based material. Accordingly, in the case where a silicon oxide film is used for the insulator 120 and a hafnium oxide film is used for the insulator 150 , the insulator 150 preferably has a larger thickness than the insulator 120 . The thicknesses of the insulators 120 and 150 are preferably optimized in consideration of physical properties of materials used for the insulators 120 and 150 so that in the transistor, a channel is formed uniformly in the entire surface of the region 131 in the oxide 130 .
- the insulators 120 and 150 may each have a stacked-layer structure.
- an insulating film containing excess oxygen is provided in contact with the oxide 130 and covered by a barrier film, whereby the composition of the oxide 130 can be almost the same as the stoichiometric composition or can be in a supersaturated state containing more oxygen than the stoichiometric composition. It is also possible to prevent entry of impurities such as hydrogen into the oxide 130 .
- a surface of the insulator 150 may be etched in forming a conductor to be a gate as illustrated in FIG. 1 B .
- the insulator 150 is made thin over the regions 132 and 133 , whereby the impurity can be added efficiently.
- the surface of the insulator 150 is not removed in forming the conductor to be a gate.
- An oxide forming the region 131 has a wide energy gap of 3.0 eV or more.
- a transistor including an oxide film obtained by processing of the oxide in appropriate conditions and a sufficient reduction in carrier density of the oxide can have much lower leakage current between a source and a drain in an off state (off-state current) than a conventional transistor including silicon.
- An applicable oxide preferably contains at least indium (In) or zinc (Zn).
- In and Zn are preferably contained.
- a stabilizer for reducing variation in electric characteristics of the transistor using the oxide semiconductor one or more selected from gallium (Ga), tin (Sn), hafnium (Hf), zirconium (Zr), titanium (Ti), scandium (Sc), yttrium (Y), and an lanthanoid (such as cerium (Ce), neodymium (Nd), or gadolinium (Gd), for example) is preferably contained.
- an interlayer film is provided so as to cover the transistor 100 .
- An insulator 180 or the like may be stacked as a barrier layer in addition to the interlayer film.
- a base film may be formed over the substrate 101 .
- a barrier film may be stacked.
- an insulator having barrier properties against oxygen and hydrogen is preferably used.
- an insulator aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, silicon nitride, or the like can be used.
- the barrier film has a function of suppressing release of oxygen from the oxide 130 and diffusion of oxygen to portions other than the oxide 130 from the insulator 120 , and also have a function of preventing entry of impurities such as hydrogen from the outside.
- a transistor having a low leakage current in an off state can be provided.
- a transistor having high on-state current can be provided.
- a transistor having normally-off electrical characteristics can be provided.
- a transistor having a small subthreshold swing value can be provided.
- a transistor having high reliability can be provided.
- the transistor since on-state current is high and off-state current is low, the transistor can have favorable driving characteristics. Furthermore, low power consumption can be realized. Even when a channel length becomes short with miniaturization of a transistor, the transistor can have highly stable electrical characteristics. That is, it is presumed that a short-channel effect can be suppressed, miniaturization can be achieved, and the integration degree of transistors can be increased, whereby a variety of small-sized electronic devices can be further downsized. Furthermore, a miniaturized transistor having highly stable electrical characteristics can be provided.
- FIGS. 2 A to 2 C , FIGS. 3 A to 3 C , and FIGS. 4 A to 4 C illustrate examples of the transistor 100 , which have structures different from that in Structural example 1 of a semiconductor device.
- FIG. 2 A , FIG. 3 A , and FIG. 4 A are each a top view of the transistor 100 . Note that some films are omitted in FIG. 2 A , FIG. 3 A , and FIG. 4 A for simplicity.
- FIG. 2 B , FIG. 3 B , and FIG. 4 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 2 A , FIG. 3 A , and FIG. 4 A , respectively.
- FIG. 2 C , FIG. 3 C , and FIG. 4 C are cross-sectional views taken along dashed-dotted lines Y 1 -Y 2 in FIG. 2 A , FIG. 3 A , and FIG. 4 A , respectively.
- the transistor 100 formed over the substrate 101 includes the conductors 160 and 170 each serving as a gate electrode; the oxide 130 including the region 131 where a channel is formed, the region 132 serving as one of a source region and a drain region, and the region 133 serving as the other of the source region and the drain region; and the insulators 120 and 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to the wiring 140 a , the wiring 140 b , and the wiring 140 c , respectively.
- an end portion of the insulator 150 may be positioned over the oxide 130 .
- a doping treatment is performed using the insulator 150 and the conductor 160 as masks. Therefore, in the doping process, the regions 132 and 133 each include a region to which an impurity is added directly and a region to which the impurity is added through the insulator 150 . Accordingly, as illustrated in FIG.
- end portions of side surfaces of the regions 132 and 133 in the channel length direction may be shifted more to the side of an end portion of a side surface of the oxide 130 in the channel length direction as the end portions of the side surfaces of the regions 132 and 133 become farther from a top surface of the oxide 130 .
- the regions 132 and 133 can be prevented from being spread inward too much in the channel formation region and thus the transistor 100 can be prevented from being constantly in an on state.
- an end portion of the insulator 120 is not necessarily aligned with an end portion of the oxide 130 .
- the end portion of the insulator 120 may be positioned on the outer side than the end portion of the insulator 150 .
- the insulator 120 and the insulator 150 may be optimized as appropriate, for example, such that the insulator 120 and the insulator 150 have the same equivalent oxide thickness (EOT) by making the thickness of the insulator 120 different from that of the insulator 150 in consideration of their dielectric constants or the like.
- EOT equivalent oxide thickness
- FIGS. 5 A to 5 C , FIGS. 6 A to 6 C , FIGS. 7 A to 7 C , and FIGS. 8 A to 8 C illustrate modification examples of the transistor 100 .
- FIG. 5 A , FIG. 6 A , FIG. 7 A , and FIG. 8 A are each a top view of the transistor 100 . Note that some films are omitted in FIG. 5 A , FIG. 6 A , FIG. 7 A , and FIG. 8 A for simplicity.
- FIG. 5 B , FIG. 6 B , FIG. 7 B , and FIG. 8 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 5 A , FIG. 6 A , FIG. 7 A , and FIG. 8 A , respectively.
- FIG. 5 B , FIG. 6 B , FIG. 7 B , and FIG. 8 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 5 A , FIG. 6 A , FIG
- FIG. 5 C , FIG. 6 C , FIG. 7 C , and FIG. 8 C are cross-sectional views taken along dashed-dotted lines Y 1 -Y 2 in FIG. 5 A , FIG. 6 A , FIG. 7 A , and FIG. 8 A , respectively.
- the transistor 100 formed over the substrate 101 includes the conductors 160 and 170 each serving as a gate electrode; the oxide 130 including the region 131 where a channel is formed, the region 132 serving as one of a source region and a drain region, and the region 133 serving as the other of the source region and the drain region; the insulators 120 and 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to a wiring 140 a , a wiring 140 b , and a wiring 140 c , respectively.
- the conductor 170 may be larger than the oxide 130 , in which case coverage with films formed above the conductor 170 can be improved. That is, each of the films included in the transistor 100 , such as the oxide 130 , can be formed without loss of planarity, so that the transistor can have high reliability.
- the end portion of the insulator 120 is aligned with the end portion of the oxide 130 . Therefore, the insulator 120 and the oxide 130 can be formed at the same time, leading to a reduction in the number of masks.
- the end portion of the insulator 120 is not necessarily aligned with the end portion of the oxide 130 .
- the end portion of the insulator 120 may be positioned on the outer side than the end portion of the insulator 150 .
- the insulator 120 and the insulator 150 may be optimized as appropriate, for example, such that the insulator 120 and the insulator 150 have the same equivalent oxide thickness (EOT) by making the thickness of the insulator 120 different from that of the insulator 150 in consideration of their dielectric constants or the like.
- EOT equivalent oxide thickness
- the end portion of the insulator 120 may be aligned with an end portion of the conductor 170 .
- the conductor 170 is electrically connected to the conductor 160 through a side surface of the conductor 170 . Note that in this structure, the number of masks can be reduced when the insulator 120 and the conductor 170 are formed at the same time.
- FIGS. 9 A to 9 C and FIGS. 10 A to 10 C illustrate modification examples of the transistor 100 .
- FIG. 9 A and FIG. 10 A are each a top view of the transistor 100 . Note that some films are omitted in FIG. 9 A and FIG. 10 A for simplicity.
- FIG. 9 B and FIG. 10 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 9 A and FIG. 10 A , respectively.
- FIG. 9 C , and FIG. 10 C are cross-sectional views taken along dashed-dotted lines Y 1 -Y 2 in FIG. 9 A and FIG. 10 A , respectively.
- the transistor 100 formed over the substrate 101 includes the conductors 160 and 170 each serving as a gate electrode; the oxide 130 including the region 131 where a channel is formed, the region 132 serving as one of a source region and a drain region, and the region 133 serving as the other of the source region and the drain region; the insulators 120 and 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to a wiring 140 a , a wiring 140 b , and a wiring 140 c , respectively.
- the conductor 170 may be embedded in an insulator 110 .
- the insulator 110 is formed after formation of the conductor 170 and is removed by chemical mechanical polishing (CMP) until the conductor 170 is exposed. Note that when the conductor 170 is formed as an embedded electrode, coverage with the films formed above the conductor 170 can be improved.
- an insulator 190 may be formed on side surfaces of the oxide 130 and the insulator 150 .
- the insulator 190 is provided as a sidewall insulator, further miniaturization can be achieved.
- the insulators 120 , 150 , and 190 may be optimized as appropriate, for example, such that the insulators 120 , 150 and 190 have the same equivalent oxide thickness (EOT) by making the thicknesses of the insulators 120 , 150 , and 190 different from one another in consideration of their dielectric constants or the like.
- the insulators 190 , 120 , and 150 may each have a stacked-layer structure.
- the end portions of the insulator 120 , the oxide 130 , and the insulator 150 may be aligned with one another.
- the number of masks can be reduced when the insulator 120 , the insulator 150 , and the oxide 130 are formed at the same time.
- FIGS. 11 A to 11 C , FIGS. 12 A to 12 C , FIGS. 13 A to 13 C , FIGS. 14 A to 14 C , and FIGS. 15 A to 15 C are top views and cross-sectional views illustrating modification examples of the transistor 100 .
- FIG. 11 A , FIG. 12 A , FIG. 13 A , FIG. 14 A , and FIG. 15 A are each a top view of the transistor 100 . Note that some films are omitted in FIG. 11 A , FIG. 12 A , FIG. 13 A , FIG. 14 A , and FIG. 15 A for simplicity.
- FIG. 15 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 11 A , FIG. 12 A , FIG. 13 A , FIG. 14 A , and FIG. 15 A , respectively.
- FIG. 11 C , FIG. 12 C , FIG. 13 C , FIG. 14 C , and FIG. 8 C are cross-sectional views taken along dashed-dotted lines Y 1 -Y 2 in FIG. 11 A , FIG. 12 A , FIG. 13 A , FIG. 14 A , and FIG. 15 A , respectively.
- the transistor 100 formed over the substrate 101 includes the conductors 160 and 170 each serving as a gate electrode; the oxide 130 including the region 131 where a channel is formed, the region 132 serving as one of a source region and a drain region, and the region 133 serving as the other of the source region and the drain region; the insulators 120 and 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to the wiring 140 a , the wiring 140 b , and the wiring 140 c , respectively.
- the conductor 170 , the insulator 120 , and the oxide 130 may be provided in an opening in the insulator 110 .
- an opening is formed in the insulator 110 with use of a dummy layer or the like, and part of the transistor 100 is provided in the opening. This structure can reduce variation in the case where a plurality of transistors are formed.
- the structure illustrated in FIGS. 11 A to 11 C can be obtained in such a manner that the conductor 170 , the insulator 120 , and the oxide 130 are formed in the opening, and then planarization treatment is performed until a top surface of the insulator 110 is exposed. After that, the insulator 150 and the conductor 160 are formed.
- planarization treatment CMP or the like can be used, for example.
- the end portion of the insulator 150 is not necessarily aligned with the end portion of the insulator 120 .
- the end portions of the insulators 150 and 120 are not necessarily on an extended line of a side surface of an opening in the conductor 170 .
- the insulator 120 can be used as a stopper film.
- the insulator 150 may be embedded in the opening. As illustrated in and FIGS. 15 A to 15 C , a top surface of the insulator 150 may be level with a top surface of the insulator 120 . For example, after only the oxide 130 is overetched, the insulator 150 is formed.
- FIGS. 16 A to 16 C , FIGS. 17 A to 17 C , and FIGS. 18 A to 18 C illustrate modification examples of the transistor 100 .
- FIG. 16 A , FIG. 17 A , and FIG. 18 A are each a top view of the transistor 100 . Note that some films are omitted in FIG. 16 A , FIG. 17 A , and FIG. 18 A for simplicity.
- FIG. 16 B , FIG. 17 B , and FIG. 18 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 16 A , FIG. 17 A , and FIG. 18 A , respectively.
- FIG. 16 C , FIG. 17 C , and FIG. 18 C are cross-sectional views taken along dashed-dotted lines Y 1 -Y 2 in FIG. 16 A , FIG. 17 A , and FIG. 18 A , respectively.
- the transistor 100 formed over the substrate 101 includes the conductors 160 and 170 each serving as a gate electrode; the oxide 130 including the region 131 , the region 132 serving as one of a source region and a drain region, and the region 133 serving as the other of the source region and the drain region; the insulators 120 and 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to the wiring 140 a , the wiring 140 b , and the wiring 140 c , respectively.
- the oxide 130 includes an insulator 130 a including a region 131 a , a region 132 a , and a region 133 a ; a semiconductor 130 b including a region 131 b , a region 132 b , and a region 133 b , which is provided over the insulator 130 a ; and an insulator 130 c including a region 131 c , a region 132 c , and a region 133 c , which is provided over the semiconductor 130 b .
- the resistances of the regions 132 a and 133 a are reduced, and the region 131 a is in contact with the regions 132 a and 133 a .
- the resistances of the regions 132 b and 133 b are reduced, and the region 131 b is in contact with the regions 132 b and 133 b .
- the resistances of the regions 132 c and 133 c are reduced, and the region 131 c is in contact with the regions 132 c and 133 c .
- the regions 131 a , 131 b , and 131 c are referred to as the region 131 .
- the regions 132 a , 132 b , and 132 c are referred to as the region 132 .
- the regions 133 a , 133 b , and 133 c are referred to as the region 133 .
- the insulator 130 a , the semiconductor 130 b , and the insulator 130 c include the region 132 , the region 133 , and the region 131 .
- the impurity concentration is higher in the regions 132 and 133 than in the region 131 , and the resistances of the regions 132 and 133 are lower than the resistance of the region 131 .
- the region 131 is a region excluding the regions 132 and 133 .
- the semiconductor 130 b is an oxide semiconductor containing indium, for example.
- the semiconductor 130 b can have high carrier mobility (electron mobility) by containing indium, for example.
- the semiconductor 130 b preferably contains an element M.
- the element M is preferably Ti, Ga, Y, Zr, La, Ce, Nd, Sn, or Hf. Note that two or more of the above elements may be used in combination as the element M
- the element M is an element having a high bonding energy with oxygen, for example.
- the element M is an element whose bonding energy with oxygen is higher than that of indium.
- the element M is an element that can increase the energy gap of the oxide semiconductor, for example.
- the semiconductor 130 b preferably contains zinc. When the oxide semiconductor contains zinc, the oxide semiconductor is easily to be crystallized, for example.
- the semiconductor 130 b is not limited to the oxide semiconductor containing indium.
- the semiconductor 130 b may be, for example, an oxide semiconductor that does not contain indium and contains zinc, an oxide semiconductor that does not contain indium and contains gallium, or an oxide semiconductor that does not contain indium and contains tin, e.g., a zinc tin oxide or a gallium tin oxide.
- the insulator 130 a and the insulator 130 c include one or more elements, or two or more elements other than oxygen included in the semiconductor 130 b . Since the insulator 130 a and the insulator 130 c each include one or more elements, or two or more elements other than oxygen included in the semiconductor 130 b , a defect state is less likely to be formed at the interface between the insulator 130 a and the semiconductor 130 b and the interface between the semiconductor 130 b and the insulator 130 c.
- the insulator 130 a , the semiconductor 130 b , and the insulator 130 c preferably include at least indium.
- the proportions of In and M are preferably set to be less than 50 atomic % and greater than 50 atomic %, respectively, further preferably less than 25 atomic % and greater than 75 atomic %, respectively.
- the proportions of In and M are preferably set to be greater than 25 atomic % and less than 75 atomic %, respectively, further preferably greater than 34 atomic % and less than 66 atomic %, respectively.
- the proportions of In and M are preferably set to be less than 50 atomic % and greater than 50 atomic %, respectively, further preferably less than 25 atomic % and greater than 75 atomic %, respectively.
- the insulator 130 a or the insulator 130 c does not necessarily contain indium in some cases.
- the insulator 130 a or the insulator 130 c may be gallium oxide.
- the atomic ratios of the elements included in the insulator 130 a , the semiconductor 130 b , and the insulator 130 c are not necessarily simple ratios of integers.
- the atomic ratio of In to Ga and Zn in the semiconductor 130 b may be 4:2:3 or in the neighborhood of 4:2:3.
- the insulator 130 c preferably includes an indium gallium oxide.
- the gallium atomic ratio [Ga/(In+Ga)] is, for example, higher than or equal to 70%, preferably higher than or equal to 80%, and further preferably higher than or equal to 90%.
- the semiconductor 130 b is formed using, for example, an oxide with a wide energy gap.
- the energy gap of the semiconductor 130 b is, for example, 2.5 eV or larger and 4.2 eV or smaller, preferably 2.8 eV or larger and 3.8 eV or smaller, and further preferably 3 eV or larger and 3.5 eV or smaller.
- the energy gap of the insulator 130 a is larger than that of the semiconductor 130 b .
- the energy gap of the insulator 130 c is larger than that of the semiconductor 130 b.
- an oxide having an electron affinity larger than that of the insulator 130 a or the insulator 130 c is used.
- an oxide having an electron affinity larger than those of the insulators 130 a and 130 c by 0.07 eV or higher and 1.3 eV or lower, preferably 0.1 eV or higher and 0.7 eV or lower, and further preferably 0.15 eV or higher and 0.4 eV or lower is used.
- the electron affinity refers to an energy gap between the vacuum level and the conduction band minimum. In other words, the energy level of the conduction band minimum of the insulator 130 a or 130 c is closer to the vacuum level than the energy level of the conduction band minimum of the semiconductor 130 b is.
- the insulator 130 a and the insulator 130 c are formed using a substance that can function as a conductor, a semiconductor, or an insulator when they are used alone.
- the transistor is formed by stacking the semiconductor 130 b , electrons flow in the semiconductor 130 b , in the vicinity of an interface between the semiconductor 130 b and the insulator 130 a , and in the vicinity of an interface between the semiconductor 130 b and the insulator 130 c , and some regions of the insulators 130 a and 130 c do not serve as a channel of the transistor.
- the insulators 130 a and 130 c are not referred to as semiconductors but insulators.
- the reason why the insulator 130 a and the insulator 130 c are each referred to as an insulator is because they are closer to an insulator than the semiconductor 130 b is in terms of their functions in a transistor, and the substance that can be used for the semiconductor 130 b is used for the insulator 130 a and the insulator 130 c in some cases.
- the stack including the insulator 130 a , the semiconductor 130 b , and the insulator 130 c has a band structure where energy is changed continuously at each interface and in the vicinity of the interface (continuous junction). Note that boundaries of the insulator 130 a , the semiconductor 130 b , and the insulator 130 c are not clear in some cases.
- the on-state current of the transistor can be increased. For example, in the case where there is no factor of inhibiting electron movement, electrons are assumed to be moved efficiently. Electron movement is inhibited, for example, in the case where physical unevenness in a channel formation region is large.
- root mean square (RMS) roughness with a measurement area of 1 ⁇ m ⁇ 1 ⁇ m of the top surface or the bottom surface of the semiconductor 130 b (a formation surface; here, a top surface of the insulator 130 a ) is less than 1 nm, preferably less than 0.6 nm, further preferably less than 0.5 nm, and still further preferably less than 0.4 nm.
- the average surface roughness (also referred to as Ra) with the measurement area of 1 ⁇ m ⁇ 1 ⁇ m is less than 1 nm, preferably less than 0.6 nm, further preferably less than 0.5 nm, and still further preferably less than 0.4 nm.
- the maximum difference (P ⁇ V) with the measurement area of 1 ⁇ m ⁇ 1 ⁇ m is less than 10 nm, preferably less than 9 nm, further preferably less than 8 nm, and still further preferably less than 7 nm.
- RMS roughness, Ra, and P ⁇ V can be measured using a scanning probe microscope SPA-500 manufactured by SII Nano Technology Inc.
- the insulators 130 a and 130 c have a function of blocking entry of elements other than oxygen (such as hydrogen and silicon) included in the adjacent insulator into the semiconductor 130 b where a channel is formed. Furthermore, a distance from the interface between the adjacent insulator and the insulator 130 a to the semiconductor 130 b in which a channel is formed is made large, whereby impurities can be prevented from being diffused into the semiconductor 130 b where a channel is formed.
- elements other than oxygen such as hydrogen and silicon
- the silicon concentration of the semiconductor 130 b is preferably as low as possible.
- a region with a silicon concentration measured by secondary ion mass spectrometry (SIMS) of higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 1 ⁇ 10 19 atoms/cm 3 preferably higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 5 ⁇ 10 18 atoms/cm 3 , further preferably higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 2 ⁇ 10 18 atoms/cm 3 is provided between the semiconductor 130 b and the insulator 130 a .
- the insulator 130 a and the insulator 130 c each include a region with a hydrogen concentration measured by SIMS of higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 2 ⁇ 10 20 atoms/cm 3 , preferably higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 5 ⁇ 10 19 atoms/cm 3 , further preferably higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 1 ⁇ 10 19 atoms/cm 3 , and still further preferably higher than or equal to 1 ⁇ 10 16 atoms/cm 3 and lower than or equal to 5 ⁇ 10 18 atoms/cm 3 .
- the insulator 130 a and the insulator 130 c each include a region with a nitrogen concentration measured by SIMS of higher than or equal to 1 ⁇ 10 15 atoms/cm 3 and lower than or equal to 5 ⁇ 10 19 atoms/cm 3 , preferably higher than or equal to 1 ⁇ 10 15 atoms/cm 3 and lower than or equal to 5 ⁇ 10 18 atoms/cm 3 , further preferably higher than or equal to 1 ⁇ 10 15 atoms/cm 3 and lower than or equal to 1 ⁇ 10 18 atoms/cm 3 , and still further preferably higher than or equal to 1 ⁇ 10 15 atoms/cm 3 and lower than or equal to 5 ⁇ 10 17 atoms/cm 3 .
- Each of the insulator 130 a , the semiconductor 130 b , and the insulator 130 c described in this embodiment, especially, the semiconductor 130 b is an oxide semiconductor with a low impurity concentration and a low density of defect states (a small number of oxygen vacancies) and thus can be referred to as a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor.
- a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has few carrier generation sources, and thus has a low carrier density.
- a transistor in which a channel region is formed in the oxide semiconductor rarely has a negative threshold voltage (is rarely normally on).
- a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has a low density of defect states and accordingly has a low density of trap states in some cases.
- the highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has an extremely low off-state current; even when an element has a channel width W of 1 ⁇ 10 6 ⁇ m and a channel length L of 10 ⁇ m, the off-state current can be less than or equal to the measurement limit of a semiconductor parameter analyzer, that is, less than or equal to 1 ⁇ 10 ⁇ 13 A, at a voltage (drain voltage) between a source electrode and a drain electrode of from 1 V to 10 V.
- the transistor in which the channel region is formed in the highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor can have a small variation in electrical characteristics and high reliability. Charges trapped by the trap states in the oxide semiconductor take a long time to be released and may behave like fixed charges. Thus, the transistor whose channel region is formed in the oxide semiconductor having a high density of trap states has unstable electrical characteristics in some cases.
- the impurities hydrogen, nitrogen, alkali metal, alkaline earth metal, and the like are given.
- Hydrogen contained in the insulator 130 a , the semiconductor 130 b , and the insulator 130 c reacts with oxygen bonded to a metal atom to be water, and in addition, an oxygen vacancy is formed in a lattice from which oxygen is released (or a portion from which oxygen is released). Due to entry of hydrogen into the oxygen vacancy, an electron serving as a carrier is generated. Furthermore, in some cases, bonding of part of hydrogen to oxygen bonded to a metal atom causes generation of an electron serving as a carrier. Hydrogen trapped by an oxygen vacancy might form a shallow donor level in a band structure of a semiconductor. Thus, a transistor including an oxide semiconductor which contains hydrogen is likely to be normally on.
- the amount of hydrogen included in the insulator 130 a , the semiconductor 130 b , and the insulator 130 c is preferably as small as possible.
- the hydrogen concentration of the insulator 130 a , the semiconductor 130 b , and the insulator 130 c which is measured by SIMS, is lower than or equal to 2 ⁇ 10 20 atoms/cm 3 , preferably lower than or equal to 5 ⁇ 10 19 atoms/cm 3 , further preferably lower than or equal to 1 ⁇ 10 19 atoms/cm 3 , still further preferably lower than or equal to 5 ⁇ 10 18 atoms/cm 3 , yet further preferably lower than or equal to 1 ⁇ 10 18 atoms/cm 3 , even further preferably lower than or equal to 5 ⁇ 10 17 atoms/cm 3 , and further preferably lower than or equal to 1 ⁇ 10 16 atoms/cm 3 .
- the insulator 130 a , the semiconductor 130 b , and the insulator 130 c contain silicon or carbon, which is one of elements belonging to Group 14, oxygen vacancies in the insulator 130 a , the semiconductor 130 b , and the insulator 130 c are increased, which makes the insulator 130 a , the semiconductor 130 b , and the insulator 130 c n-type.
- the concentration of silicon or carbon (the concentration is measured by SIMS) in the insulator 130 a , the semiconductor 130 b , and the insulator 130 c , or the concentration of silicon or carbon (the concentration is measured by SIMS) in the vicinity of interfaces with the insulator 130 a , the semiconductor 130 b , and the insulator 130 c is set to be lower than or equal to 2 ⁇ 10 18 atoms/cm 3 , preferably lower than or equal to 2 ⁇ 10 17 atoms/cm 3 .
- the concentration of alkali metal or alkaline earth metal in the insulator 130 a , the semiconductor 130 b , and the insulator 130 c which is measured by SIMS, is lower than or equal to 1 ⁇ 10 18 atoms/cm 3 , preferably lower than or equal to 2 ⁇ 10 16 atoms/cm 3 .
- Alkali metal and alkaline earth metal might generate carriers when bonded to an oxide semiconductor, in which case the off-state current of the transistor might be increased.
- the insulator 130 a , the semiconductor 130 b , and the insulator 130 c easily become n-type by generation of electrons serving as carriers and an increase of carrier density.
- a transistor including an oxide semiconductor film which contains nitrogen is likely to have normally-on characteristics.
- nitrogen in the oxide semiconductor film is preferably reduced as much as possible.
- the nitrogen concentration measured by SIMS is, for example, lower than 5 ⁇ 10 19 atoms/cm 3 , preferably lower than or equal to 5 ⁇ 10 18 atoms/cm 3 , further preferably lower than or equal to 1 ⁇ 10 18 atoms/cm 3 , and still further preferably lower than or equal to 5 ⁇ 10 17 atoms/cm 3 .
- the insulator 130 a , the semiconductor 130 b , and the insulator 130 c described in this embodiment are each an oxide having a low impurity concentration and a low density of defect states (a small number of oxygen vacancies), and thus have a low carrier density. Therefore, the contact resistance with the wiring 140 a or the wiring 140 b is likely to be high.
- the wirings 140 a and 140 b are connected to the insulator 130 a , the semiconductor 130 b , and the insulator 130 c through the regions 132 and 133 with low resistance in the oxide 130 , leading to a reduction in contact resistance.
- the above three-layer structure including the insulator 130 a , the semiconductor 130 b , and the insulator 130 c is just an example.
- a two-layer structure not including the insulator 130 a or the insulator 130 c may be employed.
- a single-layer structure not including the insulators 130 a and 130 c may be employed.
- an n-layer structure (n is an integer of 4 or more) including any of the insulator, semiconductor, and conductor given as examples of the insulators 130 a and 130 c and the semiconductor 130 b may be employed.
- a channel formation region is mainly formed in the region 131 b .
- An insulator containing oxygen is preferably used as the insulator 150 in contact with the region 131 b . Furthermore, when an insulator having a high barrier property is used as the insulator 120 , the transistor can have higher reliability.
- the conductor 170 may be larger than the oxide 130 , in which case coverage with films formed over the conductor 170 can be improved.
- a channel formation region is mainly formed in the region 131 b .
- An insulator containing oxygen is preferably used as the insulator 190 in contact with the region 131 b .
- the transistor can have higher reliability.
- FIGS. 19 A to 19 C , FIGS. 20 A to 20 C , FIGS. 21 A to 21 C , and FIGS. 22 A to 22 C illustrate modification examples of the transistor 100 .
- FIG. 19 A , FIG. 20 A , FIG. 21 A , and FIG. 22 A are each a top view of the transistor 100 . Note that some films are omitted in FIG. 19 A , FIG. 20 A , FIG. 21 A , and FIG. 22 A for simplicity.
- FIG. 19 B , FIG. 20 B , FIG. 21 B , and FIG. 22 B are cross-sectional views taken along dashed-dotted lines X 1 -X 2 in FIG. 19 A , FIG. 20 A , FIG. 21 A , and FIG. 22 A , respectively.
- FIG. 19 A , FIG. 20 A , FIG. 21 A , and FIG. 22 A illustrate modification examples of the transistor 100 .
- FIG. 19 A , FIG. 20 A , FIG. 21 A , and FIG. 22 A are
- FIG. 19 C , FIG. 20 C , FIG. 21 C , and FIG. 22 C are cross-sectional views taken along dashed-dotted lines Y 1 -Y 2 in FIG. 19 A , FIG. 20 A , FIG. 21 A , and FIG. 22 A , respectively.
- the transistor 100 formed over the substrate 101 includes the conductors 160 and 170 each serving as a gate electrode; the oxide 130 including the region 131 where a channel is formed, the region 132 serving as one of a source region and a drain region, and the region 133 serving as the other of the source region and the drain region; the insulators 120 and 150 each serving as a gate insulating layer.
- the region 132 , the region 133 , and the conductor 160 are electrically connected to the wiring 140 a , the wiring 140 b , and the wiring 140 c , respectively.
- the oxide 130 includes an insulator 130 a including a region 131 a , a region 132 a , and a region 133 a ; a semiconductor 130 b including a region 131 b , a region 132 b , and a region 133 b , which is provided over the insulator 130 a ; and an insulator 130 c including a region 131 c , a region 132 c , and a region 133 c , which is provided over the semiconductor 130 b .
- the resistances of the regions 132 a and 133 a are reduced, and the region 131 a is in contact with the regions 132 a and 133 a .
- the resistances of the regions 132 b and 133 b are reduced, and the region 131 b is in contact with the regions 132 b and 133 b .
- the resistances of the regions 132 c and 133 c are reduced, and the region 131 c is in contact with the regions 132 c and 133 c .
- the regions 131 a , 131 b , and 131 c are referred to as a region 131 .
- the regions 132 a , 132 b , and 132 c are referred to as a region 132 .
- the regions 133 a , 133 b , and 133 c are referred to as a region 133 .
- the insulator 130 a , the semiconductor 130 b , and the insulator 130 c include the region 132 , the region 133 , and the region 131 .
- the impurity concentration is higher in the regions 132 and 133 than in the region 131 , and the resistances of the regions 132 and 133 are lower than the resistance of the region 131 .
- the region 131 is a region excluding the regions 132 and 133 .
- the semiconductor 130 b is surrounded by the insulators 130 a and 130 c . Accordingly, an end portion of a side surface of the semiconductor 130 b , in particular, a vicinity of the end portion of the side surface in a channel width direction, is in contact with the insulators 130 a and 130 c .
- a bottom surface of the insulator 130 c may be formed in contact with a top surface of the insulator 130 a .
- the bottom surface of the insulator 130 c may be formed in contact with the insulator 120 .
- the conductor 170 may be larger than the oxide 130 , in which case coverage with films formed over the conductor 170 can be improved.
- FIGS. 22 A to 22 C it is preferable to form an opening in the insulator 110 and to form part of the transistor 100 in the opening. With this structure, a plurality of transistors can be formed with little variation.
- a transistor having a low leakage current in an off state can be provided.
- a transistor having high on-state current can be provided.
- a transistor having normally-off electrical characteristics can be provided.
- a transistor having a small subthreshold swing value can be provided.
- a transistor having high reliability can be provided.
- the transistor can have favorable driving characteristics. Furthermore, low power consumption can be realized. Even when the channel length becomes short with miniaturization of a transistor, a transistor with highly stable electrical characteristics can be provided. That is, it is presumed that a short-channel effect can be suppressed, miniaturization can be achieved, and the integration degree of transistors can be increased, whereby a variety of small-sized electronic devices can be further downsized. In addition, a miniaturized transistor having highly stable electrical characteristics can be provided.
- Embodiment 1 one embodiment of the present invention has been described. Other embodiments of the present invention are described in Embodiments 2 to 7. Note that one embodiment of the present invention is not limited thereto. That is, since various embodiments of the present invention are disclosed in Embodiment 1 and Embodiments 2 to 7, one embodiment of the present invention is not limited to a specific embodiment.
- a channel formation region, source and drain regions, and the like of a transistor 100 include an oxide semiconductor is described as one embodiment of the present invention; however, one embodiment of the present invention is not limited to this example
- various semiconductors may be included in a channel formation region, source and drain regions, and the like of the transistor 100 , or the like of one embodiment of the present invention.
- the channel formation regions, the source and drain regions, and the like of the transistor 100 may include at least one of silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, an organic semiconductor, and the like.
- the channel formation regions, the source and drain regions, and the like of the transistor 100 in one embodiment of the present invention do not necessarily include an oxide semiconductor.
- An oxide semiconductor is classified into a single crystal oxide semiconductor and a non-single-crystal oxide semiconductor.
- a non-single-crystal oxide semiconductor include a c-axis aligned crystalline oxide semiconductor (CAAC-OS), a polycrystalline oxide semiconductor, a nanocrystalline oxide semiconductor (nc-OS), an amorphous-like oxide semiconductor (a-like OS), and an amorphous oxide semiconductor.
- an oxide semiconductor is classified into an amorphous oxide semiconductor and a crystalline oxide semiconductor.
- a crystalline oxide semiconductor include a single crystal oxide semiconductor, a CAAC-OS, a polycrystalline oxide semiconductor, and an nc-OS.
- an amorphous structure is generally defined as being metastable and unfixed, and being isotropic and having no non-uniform structure.
- an amorphous structure has a flexible bond angle and a short-range order but does not have a long-range order.
- an inherently stable oxide semiconductor cannot be regarded as a completely amorphous oxide semiconductor.
- an oxide semiconductor that is not isotropic e.g., an oxide semiconductor that has a periodic structure in a microscopic region
- an a-like OS has a periodic structure in a microscopic region, but at the same time has a void and has an unstable structure. For this reason, an a-like OS has physical properties similar to those of an amorphous oxide semiconductor.
- a CAAC-OS is one of oxide semiconductors having a plurality of c-axis aligned crystal parts (also referred to as pellets).
- a combined analysis image (also referred to as a high-resolution TEM image) of a bright-field image and a diffraction pattern of a CAAC-OS, which is obtained using a transmission electron microscope (TEM)
- TEM transmission electron microscope
- a boundary between pellets, that is, a grain boundary is not clearly observed.
- a reduction in electron mobility due to the grain boundary is less likely to occur.
- FIG. 23 A shows a high-resolution TEM image of a cross section of the CAAC-OS, which is observed from a direction substantially parallel to the sample surface.
- the high-resolution TEM image is obtained with a spherical aberration corrector function.
- the high-resolution TEM image obtained with a spherical aberration corrector function is particularly referred to as a Cs-corrected high-resolution TEM image.
- the Cs-corrected high-resolution TEM image can be obtained with, for example, an atomic resolution analytical electron microscope JEM-ARM200F manufactured by JEOL Ltd.
- FIG. 23 B is an enlarged Cs-corrected high-resolution TEM image of a region (1) in FIG. 23 A .
- FIG. 23 B shows that metal atoms are arranged in a layered manner in a pellet.
- Each metal atom layer has a configuration reflecting unevenness of a surface over which the CAAC-OS is formed (hereinafter, the surface is referred to as a formation surface) or a top surface of the CAAC-OS, and is arranged parallel to the formation surface or the top surface of the CAAC-OS.
- the CAAC-OS has a characteristic atomic arrangement.
- the characteristic atomic arrangement is denoted by an auxiliary line in FIG. 23 C .
- FIGS. 23 B and 23 C prove that the size of a pellet is greater than or equal to 1 nm or greater than or equal to 3 nm, and the space between the pellets caused by the tilt is approximately 0.8 nm. Therefore, the pellet can also be referred to as a nanocrystal (nc).
- the CAAC-OS can also be referred to as an oxide semiconductor including c-axis aligned nanocrystals (CANC).
- the schematic arrangement of pellets 5100 of a CAAC-OS over a substrate 5120 is illustrated by such a structure in which bricks or blocks are stacked (see FIG. 23 D ).
- the part in which the pellets are tilted as observed in FIG. 10 C corresponds to a region 5161 shown in FIG. 23 D .
- FIG. 24 A shows a Cs-corrected high-resolution TEM image of a plane of the CAAC-OS observed from a direction substantially perpendicular to the sample surface.
- FIGS. 24 B, 24 C, and 24 D are enlarged Cs-corrected high-resolution TEM images of regions (1), (2), and (3) in FIG. 24 A , respectively.
- FIGS. 24 B, 24 C, and 24 D indicate that metal atoms are arranged in a triangular, quadrangular, or hexagonal configuration in a pellet. However, there is no regularity of arrangement of metal atoms between different pellets.
- a CAAC-OS analyzed by X-ray diffraction is described.
- XRD X-ray diffraction
- a CAAC-OS analyzed by electron diffraction is described.
- a diffraction pattern also referred to as a selected-area transmission electron diffraction pattern
- spots derived from the (009) plane of an InGaZnO 4 crystal are included.
- the electron diffraction also indicates that pellets included in the CAAC-OS have c-axis alignment and that the c-axes are aligned in a direction substantially perpendicular to the formation surface or the top surface of the CAAC-OS.
- FIG. 26 B shows a diffraction pattern obtained in such a manner that an electron beam with a probe diameter of 300 nm is incident on the same sample in a direction perpendicular to the sample surface. As shown in FIG. 26 B , a ring-like diffraction pattern is observed.
- the electron diffraction also indicates that the a-axes and b-axes of the pellets included in the CAAC-OS do not have regular alignment.
- the first ring in FIG. 26 B is considered to be derived from the (010) plane, the (100) plane, and the like of the InGaZnO 4 crystal.
- the second ring in FIG. 26 B is considered to be derived from the (110) plane and the like.
- the CAAC-OS is an oxide semiconductor with high crystallinity. Entry of impurities, formation of defects, or the like might decrease the crystallinity of an oxide semiconductor. This means that the CAAC-OS has negligible amounts of impurities and defects (e.g., oxygen vacancies).
- the impurity means an element other than the main components of the oxide semiconductor, such as hydrogen, carbon, silicon, or a transition metal element.
- an element specifically, silicon or the like
- a heavy metal such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (or molecular radius), and thus disturbs the atomic arrangement of the oxide semiconductor and decreases crystallinity.
- the characteristics of an oxide semiconductor having impurities or defects might be changed by light, heat, or the like. Impurities contained in the oxide semiconductor might serve as carrier traps or carrier generation sources, for example. Furthermore, oxygen vacancies in the oxide semiconductor might serve as carrier traps or serve as carrier generation sources when hydrogen is captured therein.
- the CAAC-OS having small amounts of impurities and oxygen vacancies is an oxide semiconductor with low carrier density.
- an oxide semiconductor with a carrier density of lower than 8 ⁇ 10 11 /cm 3 , preferably lower than 1 ⁇ 10 11 /cm 3 , further preferably lower than 1 ⁇ 10 10 /cm 3 , and higher than or equal to 1 ⁇ 10 ⁇ 9 /cm 3 can be used.
- Such an oxide semiconductor is referred to as a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor.
- a CAAC-OS has a low impurity concentration and a low density of defect states.
- the CAAC-OS can be referred to as an oxide semiconductor having stable characteristics.
- An nc-OS has a region in which a crystal part is observed and a region in which a crystal part is not clearly observed in a high-resolution TEM image.
- the size of a crystal part included in the nc-OS is greater than or equal to 1 nm and less than or equal to 10 nm, or greater than or equal to 1 nm and less than or equal to 3 nm.
- An oxide semiconductor including a crystal part whose size is greater than 10 nm and less than or equal to 100 nm can be referred to as a microcrystalline oxide semiconductor.
- a grain boundary is not clearly observed in some cases. Note that there is a possibility that the origin of the nanocrystal is the same as that of a pellet in a CAAC-OS. Therefore, a crystal part of the nc-OS may be referred to as a pellet in the following description.
- nc-OS In the nc-OS, a microscopic region (for example, a region with a size greater than or equal to 1 nm and less than or equal to 10 nm, in particular, a region with a size greater than or equal to 1 nm and less than or equal to 3 nm) has a periodic atomic arrangement. There is no regularity of crystal orientation between different pellets in the nc-OS. Thus, the orientation of the whole film is not observed. Accordingly, the nc-OS cannot be distinguished from an a-like OS or an amorphous oxide semiconductor, depending on an analysis method.
- nc-OS when the nc-OS is analyzed by an out-of-plane method using an X-ray beam having a diameter larger than the size of a pellet, a peak which shows a crystal plane cannot be detected. Furthermore, a diffraction pattern like a halo pattern is observed when the nc-OS is subjected to electron diffraction using an electron beam with a probe diameter (e.g., 50 nm or larger) that is larger than the size of a pellet. Meanwhile, spots appear in a nanobeam electron diffraction pattern of the nc-OS when an electron beam having a probe diameter close to or smaller than the size of a pellet is applied.
- a probe diameter e.g. 50 nm or larger
- a nanobeam electron diffraction pattern of the nc-OS regions with high luminance in a circular (ring) pattern are shown in some cases. Also in a nanobeam electron diffraction pattern of the nc-OS, a plurality of spots is shown in a ring-like region in some cases.
- the nc-OS can also be referred to as an oxide semiconductor including random aligned nanocrystals (RANC) or an oxide semiconductor including non-aligned nanocrystals (NANC).
- RNC random aligned nanocrystals
- NANC non-aligned nanocrystals
- the nc-OS is an oxide semiconductor that has high regularity as compared with an amorphous oxide semiconductor. Therefore, the nc-OS is likely to have a lower density of defect states than an a-like OS and an amorphous oxide semiconductor. Note that there is no regularity of crystal orientation between different pellets in the nc-OS. Therefore, the nc-OS has a higher density of defect states than the CAAC-OS.
- An a-like OS has a structure intermediate between those of the nc-OS and the amorphous oxide semiconductor.
- a void may be observed. Furthermore, in the high-resolution TEM image, there are a region where a crystal part is clearly observed and a region where a crystal part is not observed.
- the a-like OS has an unstable structure because it contains a void.
- an a-like OS has an unstable structure as compared with a CAAC-OS and an nc-OS, a change in structure caused by electron irradiation is described below.
- An a-like OS (sample A), an nc-OS (sample B), and a CAAC-OS (sample C) are prepared as samples subjected to electron irradiation.
- Each of the samples is an In—Ga—Zn oxide.
- a unit cell of the InGaZnO 4 crystal has a structure in which nine layers including three In—O layers and six Ga—Zn—O layers are stacked in the c-axis direction.
- the distance between the adjacent layers is equivalent to the lattice spacing on the (009) plane (also referred to as d value).
- the value is calculated to be 0.29 nm from crystal structural analysis. Accordingly, a portion where the lattice spacing between lattice fringes is greater than or equal to 0.28 nm and less than or equal to 0.30 nm is regarded as a crystal part of InGaZnO 4 .
- Each of lattice fringes corresponds to the a-b plane of the InGaZnO 4 crystal.
- FIG. 27 shows change in the average size of crystal parts (at 22 points to 45 points) in each sample. Note that the crystal part size corresponds to the length of a lattice fringe. FIG. 27 indicates that the crystal part size in the a-like OS increases with an increase in the cumulative electron dose. Specifically, as shown by (1) in FIG. 27 , a crystal part of approximately 1.2 nm (also referred to as an initial nucleus) at the start of TEM observation grows to a size of approximately 2.6 nm at a cumulative electron dose of 4.2 ⁇ 10 8 e ⁇ nm 2 .
- the crystal part size in the nc-OS and the CAAC-OS shows little change from the start of electron irradiation to a cumulative electron dose of 4.2 ⁇ 10 8 e ⁇ /nm 2 .
- the average crystal sizes in an nc-OS and a CAAC-OS are approximately 1.4 nm and approximately 2.1 nm, respectively, regardless of the cumulative electron dose.
- the a-like OS has an unstable structure as compared with the nc-OS and the CAAC-OS.
- the a-like OS has a lower density than the nc-OS and the CAAC-OS because it contains a void.
- the density of the a-like OS is higher than or equal to 78.6% and lower than 92.3% of the density of the single crystal oxide semiconductor having the same composition.
- the density of each of the nc-OS and the CAAC-OS is higher than or equal to 92.3% and lower than 100% of the density of the single crystal oxide semiconductor having the same composition. Note that it is difficult to deposit an oxide semiconductor having a density of lower than 78% of the density of the single crystal oxide semiconductor.
- the density of each of the nc-OS and the CAAC-OS is higher than or equal to 5.9 g/cm 3 and lower than 6.3 g/cm 3 .
- single crystals with the same composition do not exist in some cases. In that case, single crystal oxide semiconductors with different compositions are combined at an adequate ratio, which makes it possible to calculate density equivalent to that of a single crystal oxide semiconductor with the desired composition.
- the density of a single crystal oxide semiconductor having the desired composition can be calculated using a weighted average according to the combination ratio of the single crystal oxide semiconductors with different compositions. Note that it is preferable to use as few kinds of single crystal oxide semiconductors as possible to calculate the density.
- oxide semiconductors have various structures and various properties.
- an oxide semiconductor may be a stacked layer including two or more of an amorphous oxide semiconductor, an a-like OS, an nc-OS, and a CAAC-OS, for example.
- FIG. 28 A shows a configuration of a so-called CMOS inverter in which a p-channel transistor 2200 and an n-channel transistor 2100 are connected to each other in series and in which gates of them are connected to each other.
- FIG. 29 is a cross-sectional view of the semiconductor device of FIG. 28 A .
- the semiconductor device shown in FIG. 29 includes the transistor 2200 and the transistor 2100 .
- the transistor 2100 is placed above the transistor 2200 . Any of the transistors described in the above embodiments can be used as the transistor 2100 . Therefore, the description regarding the above-mentioned transistors is referred to for the transistor 2100 as appropriate.
- the transistor 2200 shown in FIG. 29 is a transistor using a semiconductor substrate 450 .
- the transistor 2200 includes a region 472 a in the semiconductor substrate 450 , a region 472 b in the semiconductor substrate 450 , an insulator 462 , and a conductor 454 .
- the regions 472 a and 472 b have functions of a source region and a drain region.
- the insulator 462 has a function of a gate insulator.
- the conductor 454 has a function of a gate electrode.
- the resistance of a channel formation region can be controlled by a potential applied to the conductor 454 .
- conduction or non-conduction between the region 472 a and the region 472 b can be controlled by the potential applied to the conductor 454 .
- a single-material semiconductor substrate formed using silicon, germanium, or the like or a semiconductor substrate formed using silicon carbide, silicon germanium, gallium arsenide, indium phosphide, zinc oxide, gallium oxide, or the like may be used, for example.
- a single crystal silicon substrate is preferably used as the semiconductor substrate 450 .
- a semiconductor substrate including impurities imparting n-type conductivity is used for the semiconductor substrate 450 .
- a semiconductor substrate including impurities imparting p-type conductivity may be used as the semiconductor substrate 450 .
- a well including impurities imparting the n-type conductivity may be provided in a region where the transistor 2200 is formed.
- the semiconductor substrate 450 may be an i-type semiconductor substrate.
- a top surface of the semiconductor substrate 450 preferably has a (110) plane. Thus, on-state characteristics of the transistor 2200 can be improved.
- the regions 472 a and 472 b are regions including impurities imparting the p-type conductivity. Accordingly, the transistor 2200 has a structure of a p-channel transistor.
- the transistor 2200 is apart from an adjacent transistor by a region 460 and the like.
- the region 460 is an insulating region.
- the semiconductor device shown in FIG. 29 includes an insulator 464 , an insulator 466 , an insulator 468 , a conductor 480 a , a conductor 480 b , a conductor 480 c , a conductor 478 a , a conductor 478 b , a conductor 478 c , a conductor 476 a , a conductor 476 b , a conductor 474 a , a conductor 474 b , a conductor 474 c , a conductor 496 a , a conductor 496 b , a conductor 496 c , a conductor 496 d , a conductor 498 a , a conductor 498 b , a conductor 498 c , an insulator 489 , an insulator 490 , an insulator 492 , an insulator 493 , an insulator 494 , and
- the insulator 464 is placed over the transistor 2200 .
- the insulator 466 is placed over the insulator 464 .
- the insulator 468 is placed over the insulator 466 .
- the insulator 489 is placed over the insulator 468 .
- the transistor 2100 is placed over the insulator 489 .
- the insulator 493 is placed over the transistor 2100 .
- the insulator 494 is placed over the insulator 493 .
- the insulator 464 includes an opening reaching the region 472 a , an opening reaching the region 472 b , and an opening reaching the conductor 454 .
- the conductor 480 a , the conductor 480 b , and the conductor 480 c are embedded.
- the insulator 466 includes an opening reaching the conductor 480 a , an opening reaching the conductor 480 b , and an opening reaching the conductor 480 c .
- the conductor 478 a , the conductor 478 b , and the conductor 478 c are embedded.
- the insulator 468 includes an opening reaching the conductor 478 b and an opening reaching the conductor 478 c . In the openings, the conductor 476 a and the conductor 476 b are embedded.
- the insulator 489 includes an opening overlapping with a channel formation region of the transistor 2100 , an opening reaching the conductor 476 a , and an opening reaching the conductor 476 b .
- the conductor 474 a , the conductor 474 b , and the conductor 474 c are embedded.
- the conductor 474 a may have a function of a gate electrode of the transistor 2100 .
- the electrical characteristics of the transistor 2100 such as the threshold voltage, may be controlled by application of a predetermined potential to the conductor 474 a , for example.
- the conductor 474 a may be electrically connected to the conductor 504 having a function of the gate electrode of the transistor 2100 , for example In that case, on-state current of the transistor 2100 can be increased. Furthermore, a punch-through phenomenon can be suppressed; thus, the electrical characteristics of the transistor 2100 in a saturation region can be stable.
- the conductor 474 a corresponds to the conductor 160 in the above embodiment and thus, the description of the conductor 160 can be referred to for details about the conductor 474 a.
- the insulator 490 includes an opening reaching the conductor 474 b and an opening reaching the conductor 474 c . Note that the insulator 490 corresponds to the insulator 120 in the above embodiment and thus, the description of the insulator 120 can be referred to for details about the insulator 490 .
- the insulator 495 includes an opening reaching the conductor 474 b through a region 507 b that is one of a source and a drain of the transistor 2100 , an opening reaching a region 507 a that is the other of the source and the drain of the transistor 2100 , an opening reaching the conductor 504 that is the gate electrode of the transistor 2100 , and an opening reaching the conductor 474 c .
- the insulator 495 corresponds to the insulator 150 in the above embodiment and thus, the description of the insulator 150 can be referred to for details about the insulator 495 .
- the insulator 493 includes an opening reaching the conductor 474 b through the region 507 b that is the one of the source and the drain of the transistor 2100 , an opening reaching the region 507 a that is the other of the source and the drain of the transistor 2100 , an opening reaching the conductor 504 that is the gate electrode of the transistor 2100 , and an opening reaching the conductor 474 c .
- the conductor 496 a , the conductor 496 b , the conductor 496 c , and the conductor 496 d are embedded. Note that in some cases, an opening provided in a component of the transistor 2100 or the like is positioned between openings provided in other components.
- the insulator 494 includes an opening reaching the conductor 496 a , an opening reaching the conductor 496 b and the conductor 496 d , and an opening reaching the conductor 496 c .
- the conductor 498 a , the conductor 498 b , and the conductor 498 c are embedded.
- the insulators 464 , 466 , 468 , 489 , 493 , and 494 may each be formed to have, for example, a single-layer structure or a stacked-layer structure including an insulator containing boron, carbon, nitrogen, oxygen, fluorine, magnesium, aluminum, silicon, phosphorus, chlorine, argon, gallium, germanium, yttrium, zirconium, lanthanum, neodymium, hafnium, or tantalum.
- the insulator that has a function of blocking oxygen and impurities such as hydrogen is preferably included in at least one of the insulators 464 , 466 , 468 , 489 , 493 , and 494 .
- an insulator that has a function of blocking oxygen and impurities such as hydrogen is placed near the transistor 2100 , the electrical characteristics of the transistor 2100 can be stable.
- An insulator with a function of blocking oxygen and impurities such as hydrogen may be formed to have a single-layer structure or a stacked-layer structure including an insulator containing, for example, boron, carbon, nitrogen, oxygen, fluorine, magnesium, aluminum, silicon, phosphorus, chlorine, argon, gallium, germanium, yttrium, zirconium, lanthanum, neodymium, hafnium, or tantalum.
- Each of the conductor 480 a , the conductor 480 b , the conductor 480 c , the conductor 478 a , the conductor 478 b , the conductor 478 c , the conductor 476 a , the conductor 476 b , the conductor 474 a , the conductor 474 b , the conductor 474 c , the conductor 496 a , the conductor 496 b , the conductor 496 c , the conductor 496 d , the conductor 498 a , the conductor 498 b , and the conductor 498 c may be formed to have, for example, a single-layer structure or a stacked-layer structure including a conductor containing one or more kinds selected from boron, nitrogen, oxygen, fluorine, silicon, phosphorus, aluminum, titanium, chromium, manganese, cobalt, nickel, copper, zinc, gallium, yttrium, zirconium,
- An alloy or a compound containing the above element may be used, for example, and a conductor containing aluminum, a conductor containing copper and titanium, a conductor containing copper and manganese, a conductor containing indium, tin, and oxygen, a conductor containing titanium and nitrogen, or the like may be used.
- a semiconductor device in FIG. 30 is the same as the semiconductor device in FIG. 29 except the structure of the transistor 2200 . Therefore, the description of the semiconductor device in FIG. 29 is referred to for the semiconductor device in FIG. 30 .
- the transistor 2200 is a Fin-type transistor.
- the effective channel width is increased in the Fin-type transistor 2200 , whereby the on-state characteristics of the transistor 2200 can be improved.
- contribution of the electric field of the gate electrode can be increased, the off-state characteristics of the transistor 2200 can be improved.
- the transistor 2200 is formed in the semiconductor substrate 450 that is an SOI substrate.
- a region 456 is apart from the semiconductor substrate 450 with an insulator 452 provided therebetween. Since the SOI substrate is used as the semiconductor substrate 450 , a punch-through phenomenon and the like can be suppressed; thus, the off-state characteristics of the transistor 2200 can be improved.
- the insulator 452 can be formed by turning the semiconductor substrate 450 into an insulator. For example, silicon oxide can be used as the insulator 452 .
- a p-channel transistor is formed utilizing a semiconductor substrate, and an n-channel transistor is formed above that; therefore, an occupation area of the element can be reduced. That is, the integration degree of the semiconductor device can be improved.
- the manufacturing process can be simplified compared to the case where an n-channel transistor and a p-channel transistor are formed utilizing the same semiconductor substrate; therefore, the productivity of the semiconductor device can be increased.
- the yield of the semiconductor device can be improved.
- some complicated steps such as formation of lightly doped drain (LDD) regions, formation of a shallow trench structure, or distortion design can be omitted in some cases. Therefore, the productivity and yield of the semiconductor device can be increased in some cases, compared to a semiconductor device where an n-channel transistor is formed utilizing the semiconductor substrate.
- LDD lightly doped drain
- a circuit diagram in FIG. 28 B shows a configuration in which sources of the transistors 2100 and 2200 are connected to each other and drains of the transistors 2100 and 2200 are connected to each other.
- the transistors can function as a so-called CMOS analog switch.
- FIGS. 32 A and 32 B An example of a semiconductor device (memory device) which includes the transistor of one embodiment of the present invention, which can retain stored data even when not powered, and which has an unlimited number of write cycles is shown in FIGS. 32 A and 32 B .
- the semiconductor device illustrated in FIG. 32 A includes a transistor 3200 using a first semiconductor, a transistor 3300 using a second semiconductor, and a capacitor 3400 . Note that a transistor similar to the above-described transistor 2100 can be used as the transistor 3300 .
- the transistor 3300 is preferably a transistor with a low off-state current.
- a transistor using an oxide semiconductor can be used as the transistor 3300 . Since the off-state current of the transistor 3300 is low, stored data can be retained for a long period at a predetermined node of the semiconductor device. In other words, power consumption of the semiconductor device can be reduced because refresh operation becomes unnecessary or the frequency of refresh operation can be extremely low.
- a first wiring 3001 is electrically connected to a source of the transistor 3200 .
- a second wiring 3002 is electrically connected to a drain of the transistor 3200 .
- a third wiring 3003 is electrically connected to one of the source and the drain of the transistor 3300 .
- a fourth wiring 3004 is electrically connected to the gate of the transistor 3300 .
- the gate of the transistor 3200 and the other of the source and the drain of the transistor 3300 are electrically connected to the one electrode of the capacitor 3400 .
- a fifth wiring 3005 is electrically connected to the other electrode of the capacitor 3400 .
- the semiconductor device in FIG. 32 A has a feature that the potential of the gate of the transistor 3200 can be retained, and thus enables writing, retaining, and reading of data as follows.
- the potential of the fourth wiring 3004 is set to a potential at which the transistor 3300 is on, so that the transistor 3300 is turned on. Accordingly, the potential of the third wiring 3003 is supplied to a node FG where the gate of the transistor 3200 and the one electrode of the capacitor 3400 are electrically connected to each other. That is, a predetermined electric charge is supplied to the gate of the transistor 3200 (writing).
- a predetermined electric charge is supplied to the gate of the transistor 3200 (writing).
- one of two kinds of electric charges providing different potential levels hereinafter referred to as a low-level electric charge and a high-level electric charge
- the potential of the fourth wiring 3004 is set to a potential at which the transistor 3300 is off, so that the transistor 3300 is turned off. Thus, the electric charge is held at the node FG (retaining).
- An appropriate potential (a reading potential) is supplied to the fifth wiring 3005 while a predetermined potential (a constant potential) is supplied to the first wiring 3001 , whereby the potential of the second wiring 3002 varies depending on the amount of electric charge retained in the node FG.
- a reading potential is supplied to the fifth wiring 3005 while a predetermined potential (a constant potential) is supplied to the first wiring 3001 , whereby the potential of the second wiring 3002 varies depending on the amount of electric charge retained in the node FG.
- an apparent threshold voltage refers to the potential of the fifth wiring 3005 which is needed to make the transistor 3200 be in “on state.”
- the potential of the fifth wiring 3005 is set to a potential V 0 which is between V th_H and V th_L , whereby electric charge supplied to the node FG can be determined.
- the transistor 3200 is brought into “on state.”
- the transistor 3200 still remains in “off state.”
- the data retained in the node FG can be read by determining the potential of the second wiring 3002 .
- a configuration in which only data of a desired memory cell can be read by supplying a potential at which the transistor 3200 is brought into an “off state” regardless of the charge supplied to the node FG, that is, a potential lower than V th_H to the fifth wiring 3005 of memory cells from which data is not read may be employed.
- a configuration in which only data of a desired memory cell can be read by supplying a potential at which the transistor 3200 is brought into an “on state” regardless of the charge supplied to the node FG, that is, a potential higher than V th_L to the fifth wiring 3005 of memory cells from which data is not read may be employed.
- the semiconductor device of the present invention is not limited to this example.
- a structure in which three or more kinds of electric charges can be retained in the node FG of the semiconductor device may be employed. With such a structure, the semiconductor device can be multi-valued and the storage capacity can be increased.
- FIG. 33 is a cross-sectional view of the semiconductor device of FIG. 32 A .
- the semiconductor device shown in FIG. 33 includes the transistor 3200 , the transistor 3300 , and the capacitor 3400 .
- the transistor 3300 and the capacitor 3400 are placed above the transistor 3200 .
- the description of the above transistor 2100 is referred to.
- the description of the transistor 2200 in FIG. 29 is referred to.
- the transistor 2200 is illustrated as a p-channel transistor in FIG. 29
- the transistor 3200 may be an n-channel transistor.
- the transistor 2200 illustrated in FIG. 33 is a transistor using a semiconductor substrate 450 .
- the transistor 2200 includes a region 472 a in the semiconductor substrate 450 , a region 472 b in the semiconductor substrate 450 , an insulator 462 , and a conductor 454 .
- the semiconductor device illustrated in FIG. 33 includes insulators 464 , 466 , and 468 , conductors 480 a , 480 b , 480 c , 478 a , 478 b , 478 c , 476 a , 476 b , 474 a , 474 b , 474 c , 496 a , 496 b , 496 c , 496 d , 498 a , 498 b , and 498 c , and the insulators 489 , 490 , 492 , 493 , 494 , and 495 .
- the insulator 464 is provided over the transistor 3200 .
- the insulator 466 is provided over the insulator 464 .
- the insulator 468 is provided over the insulator 466 .
- the insulator 489 is provided over the insulator 468 .
- the transistor 2100 is provided over the insulator 489 .
- the insulator 493 is provided over the transistor 2100 .
- the insulator 494 is provided over the insulator 493 .
- the insulator 464 has an opening reaching the region 472 a , an opening reaching the region 472 b , and an opening reaching the conductor 454 .
- the conductor 480 a , the conductor 480 b , and the conductor 480 c are embedded.
- the insulator 466 includes an opening reaching the conductor 480 a , an opening reaching the conductor 480 b , and an opening reaching the conductor 480 c .
- the conductor 478 a , the conductor 478 b , and the conductor 478 c are embedded.
- the insulator 468 includes an opening reaching the conductor 478 b and an opening reaching the conductor 478 c . In the openings, the conductor 476 a and the conductor 476 b are embedded.
- the insulator 489 includes an opening overlapping with the channel formation region of the transistor 3300 , an opening reaching the conductor 476 a , and an opening reaching the conductor 476 b .
- the conductor 474 a , the conductor 474 b , and the conductor 474 c are embedded.
- the conductor 474 a may have a function as a bottom gate electrode of the transistor 3300 .
- electric characteristics such as the threshold voltage of the transistor 3300 may be controlled by application of a constant potential to the conductor 474 a .
- the conductor 474 a and the conductor 504 that is the top gate electrode of the transistor 3300 may be electrically connected to each other.
- the on-state current of the transistor 3300 can be increased.
- a punch-through phenomenon can be suppressed; thus, stable electric characteristics in the saturation region of the transistor 3300 can be obtained.
- the insulator 490 includes an opening reaching the conductor 474 b and an opening reaching the conductor 474 c . Note that the insulator 490 corresponds to the insulator 120 in the above embodiment and thus, the description of the insulator 120 can be referred to for details about the insulator 490 .
- the insulator 495 includes an opening reaching the conductor 474 b through the region 507 b that is one of a source and a drain of the transistor 3300 , an opening reaching the conductor 514 that overlaps with the region 507 a that is the other of the source and the drain of the transistor 3300 , with the insulator 511 positioned therebetween, an opening reaching the conductor 504 that is a gate electrode of the transistor 3300 , and an opening reaching the conductor 474 c through the region 507 a that is the other of the source and the drain of the transistor 3300 .
- the insulator 495 corresponds to the insulator 150 in the above embodiment and thus, the description of the insulator 150 can be referred to for details about the insulator 495 .
- the insulator 493 includes an opening reaching the conductor 474 b through the region 507 b that is one of a source and a drain of the transistor 3300 , an opening reaching the conductor 514 that overlaps with the region 507 a that is the other of the source and the drain of the transistor 3300 , with the insulator 511 positioned therebetween, an opening reaching the conductor 504 that is a gate electrode of the transistor 3300 , and an opening reaching the conductor 474 c through the region 507 a that is the other of the source and the drain of the transistor 3300 .
- the conductor 496 a , the conductor 496 b , the conductor 496 c , and the conductor 496 d are embedded. Note that in some cases, an opening provided in a component of the transistor 3300 or the like is positioned between openings provided in other components.
- the insulator 494 includes an opening reaching the conductor 496 a , an opening reaching the conductor 496 b , and an opening reaching the conductor 496 c .
- the conductors 498 a , 498 b , and 498 c are embedded.
- At least one of the insulators 464 , 466 , 468 , 489 , 493 , and 494 preferably has a function of blocking oxygen and impurities such as hydrogen.
- an insulator that has a function of blocking oxygen and impurities such as hydrogen is placed near the transistor 3300 , the electrical characteristics of the transistor 3300 can be stable.
- the source or drain of the transistor 3200 is electrically connected to the region 507 b that is one of a source and a drain of the transistor 3300 through the conductor 480 b , the conductor 478 b , the conductor 476 a , the conductor 474 b , and the conductor 496 c .
- the conductor 454 that is the gate electrode of the transistor 3200 is electrically connected to the region 507 a that is the other of the source and the drain of the transistor 3300 through the conductor 480 c , the conductor 478 c , the conductor 476 b , the conductor 474 c , and the conductor 496 d.
- the capacitor 3400 includes the region 507 a that is the other of the source and the drain of the transistor 3300 , the conductor 514 , and an insulator 511 .
- the insulator 511 is preferably used in some cases because the insulator 511 can be formed in the same step as the insulator serving as a gate insulator of the transistor 3300 , leading to an increase in productivity.
- a layer formed in the same step as the conductor 504 serving as a gate electrode of the transistor 3300 is preferably used as the conductor 514 in some cases, leading to an increase in productivity.
- FIG. 29 For the structures of other components, the description of FIG. 29 and the like can be referred to as appropriate.
- a semiconductor device in FIG. 34 is the same as the semiconductor device in FIG. 33 except the structure of the transistor 3200 . Therefore, the description of the semiconductor device in FIG. 33 is referred to for the semiconductor device in FIG. 34 .
- the transistor 3200 is a Fin-type transistor.
- the description of the transistor 2200 in FIG. 30 is referred to. Note that although the transistor 2200 is illustrated as a p-channel transistor in FIG. 30 , the transistor 3200 may be an n-channel transistor.
- a semiconductor device in FIG. 35 is the same as the semiconductor device in FIG. 33 except a structure of the transistor 3200 . Therefore, the description of the semiconductor device in FIG. 33 is referred to for the semiconductor device in FIG. 35 .
- the transistor 3200 is provided in the semiconductor substrate 450 that is an SOI substrate.
- the description of the transistor 2200 in FIG. 31 is referred to. Note that although the transistor 2200 is illustrated as a p-channel transistor in FIG. 31 , the transistor 3200 may be an n-channel transistor.
- the semiconductor device in FIG. 32 B is different from the semiconductor device in FIG. 32 A in that the transistor 3200 is not provided. Also in this case, data can be written and retained in a manner similar to that of the semiconductor device in FIG. 32 A .
- Reading of data in the semiconductor device in FIG. 32 B is described.
- the transistor 3300 When the transistor 3300 is brought into on state, the third wiring 3003 which is in a floating state and the capacitor 3400 are brought into conduction, and the electric charge is redistributed between the third wiring 3003 and the capacitor 3400 .
- the potential of the third wiring 3003 is changed.
- the amount of change in the potential of the third wiring 3003 varies depending on the potential of the one electrode of the capacitor 3400 (or the electric charge accumulated in the capacitor 3400 ).
- the potential of the third wiring 3003 after the charge redistribution is (C B ⁇ V B0 +C ⁇ V)/(C B +C), where Vis the potential of the one electrode of the capacitor 3400 , C is the capacitance of the capacitor 3400 , C B is the capacitance component of the third wiring 3003 , and V B0 is the potential of the third wiring 3003 before the charge redistribution.
- a transistor including the first semiconductor may be used for a driver circuit for driving a memory cell, and a transistor including the second semiconductor may be stacked over the driver circuit as the transistor 3300 .
- the semiconductor device described above can retain stored data for a long time. In other words, power consumption of the semiconductor device can be reduced because refresh operation becomes unnecessary or the frequency of refresh operation can be extremely low. Moreover, stored data can be retained for a long time even when power is not supplied (note that a potential is preferably fixed).
- the semiconductor device high voltage is not needed for writing data and deterioration of elements is less likely to occur. Unlike in a conventional nonvolatile memory, for example, it is not necessary to inject and extract electrons into and from a floating gate; thus, a problem such as deterioration of an insulator is not caused. That is, the semiconductor device of one embodiment of the present invention does not have a limit on the number of times data can be rewritten, which is a problem of a conventional nonvolatile memory, and the reliability thereof is drastically improved. Furthermore, data is written depending on the on/off state of the transistor, whereby high-speed operation can be achieved.
- FIG. 32 A A modification example of the semiconductor device (memory device) illustrated in FIG. 32 A is described with reference to a circuit diagram in FIG. 36 .
- the semiconductor device illustrated in FIG. 36 includes transistors 4100 , 4200 , 4300 , and 4400 and capacitors 4500 and 4600 .
- a transistor similar to the above-described transistor 3200 can be used as the transistor 4100
- transistors similar to the above-described transistor 3300 can be used as the transistors 4200 to 4400 .
- a plurality of semiconductor devices in FIG. 36 are provided in a matrix.
- the semiconductor devices in FIG. 36 can control writing and reading of a data voltage in accordance with a signal or a potential supplied to a wiring 4001 , a wiring 4003 , and wirings 4005 to 4009 .
- One of a source and a drain of the transistor 4100 is connected to the wiring 4003 .
- the other of the source and the drain of the transistor 4100 is connected to the wiring 4001 .
- the transistor 4100 is a p-channel transistor in FIG. 36
- the transistor 4100 may be an n-channel transistor.
- the semiconductor device in FIG. 36 includes two data retention portions.
- a first data retention portion retains an electric charge between one of a source and a drain of the transistor 4400 , one electrode of the capacitor 4600 , and one of a source and a drain of the transistor 4200 which are connected to a node FG 1 .
- a second data retention portion retains an electric charge between a gate of the transistor 4100 , the other of the source and the drain of the transistor 4200 , one of a source and a drain of the transistor 4300 , and one electrode of the capacitor 4500 which are connected to a node FG 2 .
- the other of the source and the drain of the transistor 4300 is connected to the wiring 4003 .
- the other of the source and the drain of the transistor 4400 is connected to the wiring 4001 .
- a gate of the transistor 4400 is connected to the wiring 4005 .
- a gate of the transistor 4200 is connected to the wiring 4006 .
- a gate of the transistor 4300 is connected to the wiring 4007 .
- the other electrode of the capacitor 4600 is connected to the wiring 4008 .
- the other electrode of the capacitor 4500 is connected to the wiring 4009 .
- the transistors 4200 , 4300 , and 4400 each function as a switch for control of writing a data voltage and retaining an electric charge.
- a transistor having a low current that flows between a source and a drain in an off state low off-state current
- a transistor including an oxide semiconductor in its channel formation region an OS transistor
- An OS transistor has a low off-state current and can be manufactured to overlap with a transistor including silicon, for example
- the transistors 4200 to 4400 are n-channel transistors in FIG. 36
- the transistors 4200 , 4300 , and 4400 may be p-channel transistors.
- the transistors 4200 and 4300 and the transistor 4400 are preferably provided in different layers even when the transistors 4200 , 4300 , and 4400 are transistors including oxide semiconductors.
- the semiconductor device in FIG. 36 preferably includes, as illustrated in FIG. 36 , a first layer 4021 where the transistor 4100 is provided, a second layer 4022 where the transistors 4200 and 4300 are provided, and a third layer 4023 where the transistor 4400 is provided.
- writing operation 1 operation of writing data voltage to the data retention portion connected to the node FG 1 (hereinafter referred to as writing operation 1) is described.
- data voltage written to the data retention portion connected to the node FG 1 is V D1
- the threshold voltage of the transistor 4100 is V th .
- the potential of the wiring 4003 is set at V D1 , and after the potential of the wiring 4001 is set at a ground potential, the wiring 4001 is brought into an electrically floating state.
- the wirings 4005 and 4006 are set at a high level.
- the wirings 4007 to 4009 are set at a low level.
- the potential of the node FG 2 in the electrically floating state is increased, so that a current flows through the transistor 4100 .
- the current flows through the transistor 4100 , so that the potential of the wiring 4001 is increased.
- the transistors 4400 and 4200 are turned on.
- the potential of the wiring 4001 is increased, the potentials of the nodes FG 1 and FG 2 are increased.
- V D1 supplied to the wiring 4003 is supplied to the wiring 4001 , so that the potentials of the nodes FG 1 and FG 2 are increased.
- V gs of the transistor 4100 becomes V th , so that the current flow is stopped.
- writing operation 2 operation of writing data voltage to the data retention portion connected to the node FG 2 (hereinafter referred to as writing operation 2) is described.
- data voltage written to the data retention portion connected to the node FG 2 is V D2 .
- the potential of the wiring 4001 is set at V D2 , and after the potential of the wiring 4003 is set at a ground potential, the wiring 4003 is brought into an electrically floating state.
- the wiring 4007 is set at the high level.
- the wirings 4005 , 4006 , 4008 , and 4009 are set at the low level.
- the transistor 4300 is turned on, so that the wiring 4003 is set at the low level.
- the potential of the node FG 2 is decreased to the low level, so that the current flows through the transistor 4100 .
- the potential of the wiring 4003 is increased.
- the transistor 4300 is turned on.
- the potential of the wiring 4003 is increased, the potential of the node FG 2 is increased.
- V D2 supplied to the wiring 4001 is supplied to the wiring 4003 , so that the potential of the node FG 2 is increased.
- V gs of the transistor 4100 becomes V th , so that the current flow is stopped.
- the transistors 4200 and 4400 are off and the potential of the node FG 1 remains at “V D1 -V th ” written in the writing operation 1.
- the wiring 4009 is set at the high level, so that the potentials of the nodes FG 1 and FG 2 are increased. Then, the transistors are turned off to stop movement of electric charges; thus, the written data voltages are retained.
- the data voltages can be retained in the plurality of data retention portions.
- V D1 -V th ” and “V D2 -V th ” are data voltages corresponding to multilevel data. Therefore, in the case where the data retention portions each retain 4-bit data, 16-value “V D1 -V th ” and 16-value “V D2 -V th ” can be obtained.
- reading operation 1 operation of reading data voltage to the data retention portion connected to the node FG 2 (hereinafter referred to as reading operation 1) is described.
- the wiring 4003 in an electrically floating state is discharged.
- the wirings 4005 to 4008 are set low.
- the potential of the node FG 2 which is electrically floating is set at “V D2 -V th ”.
- the potential of the node FG 2 is decreased, so that a current flows through the transistor 4100 .
- the potential of the wiring 4003 which is electrically floating is decreased.
- V gs of the transistor 4100 is decreased.
- V gs of the transistor 4100 becomes V th of the transistor 4100 , the current flowing through the transistor 4100 is decreased.
- the potential of the wiring 4003 becomes “V D2 ” which is larger than the potential of the node FG 2 , “V D2 -V th ”, by V th .
- the potential of the wiring 4003 corresponds to the data voltage of the data retention portion connected to the node FG 2 .
- the data voltage of the read analog value is subjected to A/D conversion, so that data of the data retention portion connected to the node FG 2 is obtained.
- the wiring 4003 after precharge is brought into a floating state and the potential of the wiring 4009 is changed from high to low, whereby a current flows through the transistor 4100 .
- the potential of the wiring 4003 which is in a floating state is decreased to be “V D2 ”.
- V gs between “V D2 -V th ” of the node FG 2 and “V D2 ” of the wiring 4003 becomes V th , so that the current stops.
- “V D2 ” written in the writing operation 2 is read to the wiring 4003 .
- the transistor 4300 is turned on to discharge “V D2 -V th ” of the node FG 2 .
- the wirings 4001 and 4003 are set low.
- the wiring 4006 is set high.
- the wiring 4005 and the wirings 4007 to 4009 are set low.
- the capacitance of the capacitor 4600 is preferably larger than the capacitance of the capacitor 4500 .
- the potential written to the node FG 1 “V D1 -V th ”, is preferably larger than the potential corresponding to the same data, “V D2 -V th ”.
- reading operation 2 operation of reading data voltage to the data retention portion connected to the node FG 1 (hereinafter referred to as reading operation 2) is described.
- the wiring 4003 which is brought into an electrically floating state after precharge is discharged.
- the wirings 4005 to 4008 are set low.
- the wiring 4009 is set high at the time of precharge and then, set low.
- the potential of the node FG 2 which is electrically floating is set at “V D1 -V th ”.
- the potential of the node FG 2 is decreased, so that a current flows through the transistor 4100 .
- the current flows, so that the potential of the wiring 4003 which is electrically floating is decreased.
- V gs of the transistor 4100 is decreased.
- V gs of the transistor 4100 becomes V th of the transistor 4100 , the current flowing through the transistor 4100 is decreased.
- the potential of the wiring 4003 becomes “V D1 ” which is larger than the potential of the node FG 2 , “V D1 -V th ”, by V th .
- the potential of the wiring 4003 corresponds to the data voltage of the data retention portion connected to the node FG 1 .
- the data voltage of the read analog value is subjected to A/D conversion, so that data of the data retention portion connected to the node FG 1 is obtained. The above is the reading operation of the data voltage of the data retention portion connected to the node FG 1 .
- the wiring 4003 after precharge is brought into a floating state and the potential of the wiring 4009 is changed from high to low, whereby a current flows through the transistor 4100 .
- the potential of the wiring 4003 which is in a floating state is decreased to be “V D1 ”.
- V gs between “V D1 -V th ” of the node FG 2 and “V D1 ” of the wiring 4003 becomes V th , so that the current stops.
- “V D1 ” written in the writing operation 1 is read to the wiring 4003 .
- the data voltages can be read from the plurality of data retention portions.
- 4-bit (16-level) data is retained in each of the node FG 1 and the node FG 2 , whereby 8-bit (256-level) data can be retained in total.
- the first to third layers 4021 to 4023 are provided in the structure illustrated in FIG. 36 , the storage capacity can be increased by adding layers without increasing the area of the semiconductor device.
- the read potential can be read as a voltage larger than the written data voltage by V th . Therefore, V th of “V D1 -V th ” and V th of “V D2 -V th ” written in the writing operation can be canceled to be read. As a result, the memory capacity per memory cell can be improved and read data can be close to accurate data; thus, the data reliability becomes excellent.
- FIG. 37 is a cross-sectional view of a semiconductor device that corresponds to FIG. 36 .
- the semiconductor device illustrated in FIG. 37 includes the transistors 4100 to 4400 and the capacitors 4500 and 4600 .
- the transistor 4100 is formed in the first layer 4021
- the transistors 4200 and 4300 and the capacitor 4500 are formed in the second layer 4022
- the transistor 4400 and the capacitor 4600 are formed in the third layer 4023 .
- the description of the transistor 3300 can be referred to for the transistors 4200 to 4400 , and the description of the transistor 3200 can be referred to for the transistor 4100 .
- the description made with reference to FIG. 33 can be appropriately referred to for other wirings, other insulators, and the like.
- the capacitors 4500 and 4600 in FIG. 37 are formed by including the conductive layers each having a trench-like shape, while the conductive layer of the capacitor 3400 in the semiconductor device in FIG. 33 is parallel to the substrate. With this structure, a larger capacity can be obtained without increasing the occupation area.
- One embodiment of the present invention can also be applied to an LSI such as a field programmable gate array (FPGA).
- FPGA field programmable gate array
- FIG. 38 A illustrates an example of a block diagram of an FPGA.
- the FPGA includes a routing switch element 521 and a logic element 522 .
- the logic element 522 can switch functions of a logic circuit, such as a combination circuit or a sequential circuit, in accordance with configuration data stored in a configuration memory.
- FIG. 38 B is a schematic view illustrating a function of the routing switch element 521 .
- the routing switch element 521 can switch a connection between the logic elements 522 in accordance with configuration data stored in a configuration memory 523 . Note that although FIG. 38 B illustrates one switch which switches connection between a terminal IN and a terminal OUT, in an actual FPGA, a plurality of switches are provided between a plurality of the logic elements 522 .
- FIG. 38 C illustrates an example of a configuration of a circuit serving as the configuration memory 523 .
- the configuration memory 523 includes a transistor M 11 that is an OS transistor and a transistor M 12 that is a silicon transistor.
- Configuration data D SW is supplied to a node FN SW through the transistor M 11 .
- the potential of the configuration data D SW can be retained by turning off the transistor M 11 .
- the on and off states of the transistor M 12 can be switched depending on the potential of the retained configuration data D SW , so that the connection between the terminal IN and the terminal OUT can be switched.
- FIG. 38 D is a schematic view illustrating a function of the logic element 522 .
- the logic element 522 can switch a potential of a terminal OUT mem in accordance with configuration data stored in a configuration memory 527 .
- a lookup table 524 can switch functions of a combination circuit that processes a signal of the terminal IN in accordance with the potential of the terminal OUT mem .
- the logic element 522 includes a register 525 that is a sequential circuit and a selector 526 that switches signals of the terminal OUT.
- the selector 526 can select to output a signal of the lookup table 524 or to output a signal of the register 525 in accordance with the potential of the terminal OUT mem , which is output from the configuration memory 527 .
- FIG. 38 E illustrates an example of a configuration of a circuit serving as the configuration memory 527 .
- the configuration memory 527 includes a transistor M 13 , a transistor M 14 , a transistor M 15 , and a transistor M 16 .
- the transistors M 13 and M 14 are OS transistors.
- the transistors M 15 and M 16 are silicon transistors.
- Configuration data D LE is supplied to a node FN LE through the transistor M 13 .
- Configuration data DB LE is supplied to a node FNB LE through the transistor M 14 .
- the configuration data DB LE corresponds to a potential of the configuration data D LE whose logic is inverted.
- the potential of the configuration data D LE and the potential of the configuration data DB LE can be retained by turning off the transistor M 13 and the transistor M 14 , respectively.
- the on and off states of one of the transistors M 15 and M 16 are switched in accordance with the retained potential of the configuration data D LE or the configuration data DB LE , so that a potential VDD or a potential VSS can be supplied to the terminal OUT mem .
- any of the structures described in this embodiment can be used.
- silicon transistors are used as the transistors M 12 , M 15 , and M 16
- OS transistors are used as the transistors M 11 , M 13 , and M 14 .
- a wiring for connecting the Si transistors each provided in a lower layer to each other can be formed with a low-resistance conductive material. Therefore, a circuit with high access speed and low power consumption can be obtained.
- FIG. 39 A is a plan view illustrating an example of an imaging device 200 of one embodiment of the present invention.
- the imaging device 200 includes a pixel portion 210 and peripheral circuits for driving the pixel portion 210 (a peripheral circuit 260 , a peripheral circuit 270 , a peripheral circuit 280 , and a peripheral circuit 290 ).
- the pixel portion 210 includes a plurality of pixels 211 arranged in a matrix with p rows and q columns (p and q are each an integer of 2 or more).
- the peripheral circuit 260 , the peripheral circuit 270 , the peripheral circuit 280 , and the peripheral circuit 290 are each connected to the plurality of pixels 211 , and a signal for driving the plurality of pixels 211 is supplied.
- a “peripheral circuit” or a “driver circuit” indicate all of the peripheral circuits 260 , 270 , 280 , and 290 .
- the peripheral circuit 260 can be regarded as part of the peripheral circuit.
- the imaging device 200 preferably includes a light source 291 .
- the light source 291 can emit detection light P 1 .
- the peripheral circuit includes at least one of a logic circuit, a switch, a buffer, an amplifier circuit, and a converter circuit.
- the peripheral circuit may be formed over a substrate where the pixel portion 210 is formed.
- a semiconductor device such as an IC chip may be used as part or the whole of the peripheral circuit. Note that as the peripheral circuit, one or more of the peripheral circuits 260 , 270 , 280 , and 290 may be omitted.
- the pixels 211 may be provided to be inclined in the pixel portion 210 included in the imaging device 200 .
- the distance between pixels (pitch) can be shortened in the row direction and the column direction. Accordingly, the quality of an image taken with the imaging device 200 can be improved.
- the pixel 211 included in the imaging device 200 is formed with a plurality of subpixels 212 , and each subpixel 212 is combined with a filter (color filter) which transmits light in a specific wavelength range, whereby data for achieving color image display can be obtained.
- a filter color filter
- FIG. 40 A is a top view showing an example of the pixel 211 with which a color image is obtained.
- the pixel 211 illustrated in FIG. 40 A includes a subpixel 212 provided with a color filter that transmits light in a red (R) wavelength range (also referred to as a subpixel 212 R), a subpixel 212 provided with a color filter that transmits light in a green (G) wavelength range (also referred to as a subpixel 212 G), and a subpixel 212 provided with a color filter that transmits light in a blue (B) wavelength range (also referred to as a subpixel 212 B).
- the subpixel 212 can function as a photosensor.
- the subpixel 212 (the subpixel 212 R, the subpixel 212 G, and the subpixel 212 B) is electrically connected to a wiring 231 , a wiring 247 , a wiring 248 , a wiring 249 , and a wiring 250 .
- the subpixel 212 R, the subpixel 212 G, and the subpixel 212 B are connected to respective wirings 253 which are independently provided.
- the wiring 248 and the wiring 249 that are connected to the pixel 211 in the n-th row are referred to as a wiring 248 [n] and a wiring 249 [n].
- the wiring 253 connected to the pixel 211 in the m-th column is referred to as a wiring 253 [m].
- the wirings 253 connected to the subpixel 212 R, the subpixel 212 G, and the subpixel 212 B in the pixel 211 in the m-th column are referred to as a wiring 253 [m]R, a wiring 253 [m]G, and a wiring 253 [m]B.
- the subpixels 212 are electrically connected to the peripheral circuit through the above wirings.
- the imaging device 200 has a structure in which the subpixel 212 is electrically connected to the subpixel 212 in an adjacent pixel 211 which is provided with a color filter transmitting light in the same wavelength range as the subpixel 212 , via a switch.
- FIG. 40 B shows a connection example of the subpixels 212 : the subpixel 212 in the pixel 211 arranged in the n-th (n is an integer greater than or equal to 1 and less than or equal top) row and the m-th (in is an integer greater than or equal to 1 and less than or equal to q) column and the subpixel 212 in the adjacent pixel 211 arranged in an (n+1)-th row and the m-th column In FIG.
- the subpixel 212 R arranged in the n-th row and the m-th column and the subpixel 212 R arranged in the (n+1)-th row and the m-th column are connected to each other via a switch 201 .
- the subpixel 212 G arranged in the n-th row and the m-th column and the subpixel 212 G arranged in the (n+1)-th row and the m-th column are connected to each other via a switch 202 .
- the subpixel 212 B arranged in the n-th row and the m-th column and the subpixel 212 B arranged in the (n+1)-th row and the m-th column are connected to each other via a switch 203 .
- the color filter used in the subpixel 212 is not limited to red (R), green (G), and blue (B) color filters, and color filters that transmit light of cyan (C), yellow (Y), and magenta (M) may be used.
- R red
- G green
- B blue
- M magenta
- the pixel 211 including the subpixel 212 provided with a color filter transmitting yellow (Y) light may be provided, in addition to the subpixels 212 provided with the color filters transmitting red (R), green (G), and blue (B) light.
- the pixel 211 including the subpixel 212 provided with a color filter transmitting blue (B) light may be provided, in addition to the subpixels 212 provided with the color filters transmitting cyan (C), yellow (Y), and magenta (M) light.
- the pixel number ratio (or the light receiving area ratio) thereof is not necessarily 1:1:1.
- the pixel number ratio (the light receiving area ratio) of red and green to blue may be 1:6:1.
- the number of subpixels 212 provided in the pixel 211 may be one, two or more subpixels are preferably provided. For example, when two or more subpixels 212 sensing light in the same wavelength range are provided, the redundancy is increased, and the reliability of the imaging device 200 can be increased.
- the imaging device 200 that senses infrared light can be achieved.
- IR infrared
- ND neutral density
- the pixel 211 may be provided with a lens.
- An arrangement example of the pixel 211 , a filter 254 , and a lens 255 is described with cross-sectional views in FIGS. 41 A and 41 B .
- the photoelectric conversion element can receive incident light efficiently.
- light 256 enters a photoelectric conversion element 220 through the lens 255 , the filter 254 (a filter 254 R, a filter 254 G, and a filter 254 B), a pixel circuit 230 , and the like which are provided in the pixel 211 .
- a preferable structure is such that the lens 255 and the filter 254 are provided on the photoelectric conversion element 220 side as illustrated in FIG. 41 B , whereby the photoelectric conversion element 220 can efficiently receive the light 256 .
- the imaging device 200 with high sensitivity can be provided.
- a photoelectric conversion element in which a p-n junction or a p-i-n junction is formed may be used.
- the photoelectric conversion element 220 may be formed using a substance that has a function of absorbing a radiation and generating electric charges.
- Examples of the substance that has a function of absorbing a radiation and generating electric charges include selenium, lead iodide, mercury iodide, gallium arsenide, cadmium telluride, and cadmium zinc alloy.
- the photoelectric conversion element 220 can have a light absorption coefficient in a wide wavelength range, such as visible light, ultraviolet light, infrared light, X-rays, and gamma rays.
- One pixel 211 included in the imaging device 200 may include the subpixel 212 with a first filter in addition to the subpixel 212 illustrated in FIGS. 40 A and 40 B .
- FIGS. 42 A and 42 B are each a cross-sectional view of an element included in an imaging device.
- the imaging device illustrated in FIG. 42 A includes a transistor 351 including silicon over a silicon substrate 300 , transistors 352 and 353 which include an oxide semiconductor and are stacked over the transistor 351 , and a photodiode 360 provided in a silicon substrate 300 .
- the transistors and the photodiode 360 are electrically connected to various plugs 370 and wirings 371 .
- an anode 361 of the photodiode 360 is electrically connected to the plug 370 through a low-resistance region 363 .
- the imaging device includes a layer 310 including the transistor 351 provided on the silicon substrate 300 and the photodiode 360 provided in the silicon substrate 300 , a layer 320 which is in contact with the layer 310 and includes the wirings 371 , a layer 330 which is in contact with the layer 320 and includes the transistors 352 and 353 , and a layer 340 which is in contact with the layer 330 and includes a wiring 372 and a wiring 373 .
- a light-receiving surface of the photodiode 360 is provided on the side opposite to a surface of the silicon substrate 300 where the transistor 351 is formed.
- a light path can be secured without an influence of the transistors and the wirings.
- a pixel with a high aperture ratio can be formed.
- the light-receiving surface of the photodiode 360 can be the same as the surface where the transistor 351 is formed.
- the layer 310 may include the transistor using an oxide semiconductor.
- the layer 310 may be omitted, and the pixel may include only transistors using an oxide semiconductor.
- the layer 330 may be omitted.
- An example of a cross-sectional view in which the layer 330 is not provided is shown in FIG. 42 B .
- the silicon substrate 300 may be an SOI substrate. Furthermore, the silicon substrate 300 can be replaced with a substrate made of germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, or an organic semiconductor.
- an insulator 380 is provided between the layer 310 including the transistor 351 and the photodiode 360 and the layer 330 including the transistors 352 and 353 .
- the position of the insulator 380 there is no limitation on the position of the insulator 380 .
- Hydrogen in an insulator provided in the vicinity of a channel formation region of the transistor 351 terminates dangling bonds of silicon; accordingly, the reliability of the transistor 351 can be improved.
- hydrogen in the insulator provided in the vicinity of the transistor 352 , the transistor 353 , and the like becomes one of factors generating a carrier in the oxide semiconductor.
- the hydrogen may cause a reduction of the reliability of the transistor 352 , the transistor 353 , and the like. Therefore, in the case where the transistor using an oxide semiconductor is provided over the transistor using a silicon-based semiconductor, it is preferable that the insulator 380 having a function of blocking hydrogen be provided between the transistors.
- the reliability of the transistor 351 can be improved.
- the hydrogen can be prevented from being diffused from a part below the insulator 380 to a part above the insulator 380 ; thus, the reliability of the transistor 352 , the transistor 353 , and the like can be increased.
- an insulator having a function of blocking oxygen or hydrogen is used, for example.
- the photodiode 360 in the layer 310 and the transistor in the layer 330 can be formed so as to overlap with each other.
- the degree of integration of pixels can be increased.
- the resolution of the imaging device can be increased.
- FIG. 43 A 1 illustrates a state in which the imaging device is bent in the direction of a dashed-dotted line X 1 -X 2 .
- FIG. 43 A 2 is a cross-sectional view illustrating a portion indicated by the dashed-dotted line X 1 -X 2 in FIG. 43 A 1 .
- FIG. 43 A 3 is a cross-sectional view illustrating a portion indicated by a dashed-dotted line Y 1 -Y 2 in FIG. 43 A 1 .
- FIG. 43 B 1 illustrates a state where the imaging device is bent in the direction of a dashed-dotted line X 3 -X 4 and the direction of a dashed-dotted line Y 3 -Y 4 .
- FIG. 43 B 2 is a cross-sectional view illustrating a portion indicated by the dashed-dotted line X 3 -X 4 in FIG. 43 B 1 .
- FIG. 43 B 3 is a cross-sectional view illustrating a portion indicated by the dashed-dotted line Y 3 -Y 4 in FIG. 43 B 1 .
- the bent imaging device enables the curvature of field and astigmatism to be reduced.
- the optical design of lens and the like, which is used in combination of the imaging device can be facilitated.
- the number of lenses used for aberration correction can be reduced; accordingly, a reduction of size or weight of electronic devices using the imaging device, and the like, can be achieved.
- the quality of a captured image can be improved.
- CPUs including semiconductor devices such as the transistor of one embodiment of the present invention and the above-described memory device will be described.
- FIG. 44 is a block diagram illustrating a configuration example of a CPU including any of the above-described transistors as a component.
- the CPU illustrated in FIG. 44 includes, over a substrate 1190 , an arithmetic logic unit (ALU) 1191 , an ALU controller 1192 , an instruction decoder 1193 , an interrupt controller 1194 , a timing controller 1195 , a register 1196 , a register controller 1197 , a bus interface 1198 , a rewritable ROM 1199 , and a ROM interface 1189 .
- a semiconductor substrate, an SOI substrate, a glass substrate, or the like is used as the substrate 1190 .
- the ROM 1199 and the ROM interface 1189 may be provided over a separate chip. Needless to say, the CPU in FIG.
- the CPU 44 is just an example in which the configuration has been simplified, and an actual CPU may have a variety of configurations depending on the application.
- the CPU may have the following configuration: a structure including the CPU illustrated in FIG. 44 or an arithmetic circuit is considered as one core; a plurality of such cores are included; and the cores operate in parallel.
- the number of bits that the CPU can process in an internal arithmetic circuit or in a data bus can be 8, 16, 32, or 64, for example.
- An instruction that is input to the CPU through the bus interface 1198 is input to the instruction decoder 1193 and decoded therein, and then, input to the ALU controller 1192 , the interrupt controller 1194 , the register controller 1197 , and the timing controller 1195 .
- the ALU controller 1192 , the interrupt controller 1194 , the register controller 1197 , and the timing controller 1195 conduct various controls in accordance with the decoded instruction. Specifically, the ALU controller 1192 generates signals for controlling the operation of the ALU 1191 . While the CPU is executing a program, the interrupt controller 1194 judges an interrupt request from an external input/output device or a peripheral circuit on the basis of its priority or a mask state, and processes the request. The register controller 1197 generates an address of the register 1196 , and reads/writes data from/to the register 1196 in accordance with the state of the CPU.
- the timing controller 1195 generates signals for controlling operation timings of the ALU 1191 , the ALU controller 1192 , the instruction decoder 1193 , the interrupt controller 1194 , and the register controller 1197 .
- the timing controller 1195 includes an internal clock generator for generating an internal clock signal based on a reference clock signal, and supplies the internal clock signal to the above circuits.
- a memory cell is provided in the register 1196 .
- any of the above-described transistors, the above-described memory device, or the like can be used.
- the register controller 1197 selects operation of retaining data in the register 1196 in accordance with an instruction from the ALU 1191 . That is, the register controller 1197 selects whether data is retained by a flip-flop or by a capacitor in the memory cell included in the register 1196 . When data retention by the flip-flop is selected, a power supply voltage is supplied to the memory cell in the register 1196 . When data retention by the capacitor is selected, the data is rewritten in the capacitor, and supply of a power supply voltage to the memory cell in the register 1196 can be stopped.
- FIG. 45 is an example of a circuit diagram of a memory element 1200 that can be used as the register 1196 .
- the memory element 1200 includes a circuit 1201 in which stored data is volatile when power supply is stopped, a circuit 1202 in which stored data is nonvolatile even when power supply is stopped, a switch 1203 , a switch 1204 , a logic element 1206 , a capacitor 1207 , and a circuit 1220 having a selecting function.
- the circuit 1202 includes a capacitor 1208 , a transistor 1209 , and a transistor 1210 .
- the memory element 1200 may further include another element such as a diode, a resistor, or an inductor, as needed.
- the above-described memory device can be used as the circuit 1202 .
- GND (0 V) or a potential at which the transistor 1209 in the circuit 1202 is turned off continues to be input to a gate of the transistor 1209 .
- the gate of the transistor 1209 is grounded through a load such as a resistor.
- the switch 1203 is a transistor 1213 having one conductivity type (e.g., an n-channel transistor) and the switch 1204 is a transistor 1214 having a conductivity type opposite to the one conductivity type (e.g., a p-channel transistor).
- a first terminal of the switch 1203 corresponds to one of a source and a drain of the transistor 1213
- a second terminal of the switch 1203 corresponds to the other of the source and the drain of the transistor 1213
- conduction or non-conduction between the first terminal and the second terminal of the switch 1203 i.e., the on/off state of the transistor 1213
- a control signal RD input to a gate of the transistor 1213 .
- a first terminal of the switch 1204 corresponds to one of a source and a drain of the transistor 1214
- a second terminal of the switch 1204 corresponds to the other of the source and the drain of the transistor 1214
- conduction or non-conduction between the first terminal and the second terminal of the switch 1204 is selected by the control signal RD input to a gate of the transistor 1214 .
- One of a source and a drain of the transistor 1209 is electrically connected to one of a pair of electrodes of the capacitor 1208 and a gate of the transistor 1210 .
- the connection portion is referred to as a node M 2 .
- One of a source and a drain of the transistor 1210 is electrically connected to a line which can supply a low power supply potential (e.g., a GND line), and the other thereof is electrically connected to the first terminal of the switch 1203 (the one of the source and the drain of the transistor 1213 ).
- the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213 ) is electrically connected to the first terminal of the switch 1204 (the one of the source and the drain of the transistor 1214 ).
- the second terminal of the switch 1204 (the other of the source and the drain of the transistor 1214 ) is electrically connected to a line which can supply a power supply potential VDD.
- the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213 ), the first terminal of the switch 1204 (the one of the source and the drain of the transistor 1214 ), an input terminal of the logic element 1206 , and one of a pair of electrodes of the capacitor 1207 are electrically connected to each other.
- the connection portion is referred to as a node M 1 .
- the other of the pair of electrodes of the capacitor 1207 can be supplied with a constant potential.
- the other of the pair of electrodes of the capacitor 1207 can be supplied with a low power supply potential (e.g., GND) or a high power supply potential (e.g., VDD).
- the other of the pair of electrodes of the capacitor 1207 is electrically connected to the line which can supply a low power supply potential (e.g., a GND line).
- the other of the pair of electrodes of the capacitor 1208 can be supplied with a constant potential.
- the other of the pair of electrodes of the capacitor 1208 can be supplied with the low power supply potential (e.g., GND) or the high power supply potential (e.g., VDD).
- the other of the pair of electrodes of the capacitor 1208 is electrically connected to the line which can supply a low power supply potential (e.g., a GND line).
- the capacitor 1207 and the capacitor 1208 are not necessarily provided as long as the parasitic capacitance of the transistor, the wiring, or the like is actively utilized.
- a control signal WE is input to the gate of the transistor 1209 .
- a conduction state or a non-conduction state between the first terminal and the second terminal is selected by the control signal RD which is different from the control signal WE.
- the control signal RD which is different from the control signal WE.
- a signal corresponding to data retained in the circuit 1201 is input to the other of the source and the drain of the transistor 1209 .
- FIG. 45 illustrates an example in which a signal output from the circuit 1201 is input to the other of the source and the drain of the transistor 1209 .
- the logic value of a signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213 ) is inverted by the logic element 1206 , and the inverted signal is input to the circuit 1201 through the circuit 1220 .
- a signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213 ) is input to the circuit 1201 through the logic element 1206 and the circuit 1220 ; however, one embodiment of the present invention is not limited thereto.
- the signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213 ) may be input to the circuit 1201 without its logic value being inverted.
- the circuit 1201 includes a node in which a signal obtained by inversion of the logic value of a signal input from the input terminal is retained
- the signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213 ) can be input to the node.
- the transistors included in the memory element 1200 except the transistor 1209 can each be a transistor in which a channel is formed in a film formed using a semiconductor other than an oxide semiconductor or in the substrate 1190 .
- the transistor can be a transistor whose channel is formed in a silicon film or a silicon substrate.
- all the transistors in the memory element 1200 may be a transistor in which a channel is formed in an oxide semiconductor.
- a transistor in which a channel is formed in an oxide semiconductor may be included besides the transistor 1209 , and a transistor in which a channel is formed in a layer formed using a semiconductor other than an oxide semiconductor or in the substrate 1190 can be used for the rest of the transistors.
- circuit 1201 in FIG. 45 for example, a flip-flop circuit can be used.
- logic element 1206 for example, an inverter or a clocked inverter can be used.
- the semiconductor device of one embodiment of the present invention can retain data stored in the circuit 1201 by the capacitor 1208 which is provided in the circuit 1202 .
- the off-state current of a transistor in which a channel is formed in an oxide semiconductor is extremely low.
- the off-state current of a transistor in which a channel is formed in an oxide semiconductor is significantly lower than that of a transistor in which a channel is formed in silicon having crystallinity.
- the above-described memory element performs pre-charge operation with the switch 1203 and the switch 1204 , the time required for the circuit 1201 to retain original data again after the supply of the power supply voltage is restarted can be shortened.
- a signal retained by the capacitor 1208 is input to the gate of the transistor 1210 . Therefore, after supply of the power supply voltage to the memory element 1200 is restarted, the signal retained by the capacitor 1208 can be converted into the one corresponding to the state (the on state or the off state) of the transistor 1210 to be read from the circuit 1202 . Consequently, an original signal can be accurately read even when a potential corresponding to the signal retained by the capacitor 1208 varies to some degree.
- the memory element 1200 By applying the above-described memory element 1200 to a memory device such as a register or a cache memory included in a processor, data in the memory device can be prevented from being lost owing to the stop of the supply of the power supply voltage. Furthermore, shortly after the supply of the power supply voltage is restarted, the memory device can be returned to the same state as that before the power supply is stopped. Therefore, the power supply can be stopped even for a short time in the processor or one or a plurality of logic circuits included in the processor, resulting in lower power consumption.
- the memory element 1200 is used in a CPU in this embodiment, the memory element 1200 can also be used in an LSI such as a digital signal processor (DSP) or a custom LSI, and a radio frequency (RF) device.
- DSP digital signal processor
- RF radio frequency
- the memory element 1200 can also be used in an LSI such as a programmable logic circuit including a field programmable gate array (FPGA) or a complex programmable logic device (CPLD).
- FPGA field programmable gate array
- CPLD complex programmable logic device
- display devices each including the transistor or the like of one embodiment of the present invention will be described with reference to FIGS. 46 A to 46 C and FIGS. 47 A and 47 B .
- Examples of a display element provided in the display device include a liquid crystal element (also referred to as a liquid crystal display element) and a light-emitting element (also referred to as a light-emitting display element).
- the light-emitting element includes, in its category, an element whose luminance is controlled by a current or voltage, and specifically includes, in its category, an inorganic electroluminescent (EL) element, an organic EL element, and the like.
- EL display device an EL element
- a display device including a liquid crystal element liquid crystal display device
- the display device described below includes in its category a panel in which a display element is sealed and a module in which an IC such as a controller is mounted on the panel.
- the display device described below refers to an image display device or a light source (including a lighting device).
- the display device includes any of the following modules: a module provided with a connector such as an FPC or TCP; a module in which a printed wiring board is provided at the end of TCP; and a module in which an integrated circuit (IC) is mounted directly on a display element by a COG method.
- FIGS. 46 A to 46 C illustrate an example of an EL display device of one embodiment of the present invention.
- FIG. 46 A is a circuit diagram of a pixel in an EL display device.
- FIG. 46 B is a plan view showing the whole of the EL display device.
- FIG. 46 C is a cross-sectional view taken along part of dashed-dotted line M-N in FIG. 46 B .
- FIG. 46 A illustrates an example of a circuit diagram of a pixel used in an EL display device.
- an active element e.g., a transistor or a diode
- a passive element e.g., a capacitor or a resistor
- the EL display device illustrated in FIG. 46 A includes a switching element 743 , a transistor 741 , a capacitor 742 , and a light-emitting element 719 .
- FIG. 46 A and the like each illustrate an example of a circuit structure; therefore, a transistor can be provided additionally. In contrast, for each node in FIG. 46 A , it is possible not to provide an additional transistor, switch, passive element, or the like.
- a gate of the transistor 741 is electrically connected to one terminal of the switching element 743 and one electrode of the capacitor 742 .
- a source of the transistor 741 is electrically connected to the other electrode of the capacitor 742 and one electrode of the light-emitting element 719 .
- a drain of the transistor 741 is supplied with a power supply potential VDD.
- the other terminal of the switching element 743 is electrically connected to a signal line 744 .
- a constant potential is supplied to the other electrode of the light-emitting element 719 .
- the constant potential is a ground potential GND or a potential lower than the ground potential GND.
- the switching element 743 It is preferable to use a transistor as the switching element 743 .
- the transistor When the transistor is used as the switching element, the area of a pixel can be reduced, so that the EL display device can have high resolution.
- the switching element 743 a transistor formed through the same step as the transistor 741 can be used, so that EL display devices can be manufactured with high productivity. Note that as the transistor 741 and/or the switching element 743 , any of the above-described transistors can be used, for example.
- FIG. 46 B is a plan view of the EL display device.
- the EL display device includes a substrate 700 , a substrate 750 , a sealant 734 , a driver circuit 735 , a driver circuit 736 , a pixel 737 , and an FPC 732 .
- the sealant 734 is provided between the substrate 700 and the substrate 750 so as to surround the pixel 737 , the driver circuit 735 , and the driver circuit 736 . Note that the driver circuit 735 and/or the driver circuit 736 may be provided outside the sealant 734 .
- FIG. 46 C is a cross-sectional view of the EL display device taken along part of dashed-dotted line M-N in FIG. 46 B .
- the transistor 741 in FIG. 46 C includes an insulator 701 over the substrate 700 ; a conductor 702 a over the insulator 701 ; an insulator 703 in which the conductor 702 a is embedded; an insulator 704 over the insulator 703 ; a semiconductor 705 over the insulator 704 , in which a region 705 a and a region 705 b are provided; an insulator 706 over the semiconductor 705 ; and a conductor 707 a over the insulator 706 .
- the structure of the transistor 741 is just an example; the transistor 741 may have a structure different from that illustrated in FIG. 46 C .
- the conductor 702 a serves as a gate electrode
- the insulators 703 and 706 each serve as a gate insulator
- the region 705 a serves as a source
- the region 705 b serves as a drain
- the conductor 707 a serves as a gate electrode. Note that in some cases, electrical characteristics of the semiconductor 705 change if light enters the semiconductor 705 . To prevent this, it is preferable that one or more of the conductor 702 a and the conductor 707 a have a light-blocking property.
- the capacitor 742 in FIG. 46 C includes a conductor 702 b over the insulator 701 ; the insulator 703 over the conductor 702 b ; the region 705 b that is provided over the insulator 703 and overlaps with the conductor 702 b ; the insulator 706 over the region 705 b ; and the conductor 707 b which is provided over the insulator 706 and overlaps with the region 705 b.
- each of the conductor 702 b and the region 705 b functions as one electrode, and the conductor 707 a functions as the other electrode.
- the capacitor 742 can be formed using a film of the transistor 741 .
- the conductor 702 a and the conductor 702 b are preferably conductors of the same kind, in which case the conductor 702 a and the conductor 702 b can be formed through the same step.
- the conductor 707 a and the conductor 707 b are preferably conductors of the same kind, in which case the conductor 707 a and the conductor 707 b can be formed through the same step.
- the capacitor 742 illustrated in FIG. 46 C has a large capacitance per area occupied by the capacitor. Therefore, the EL display device illustrated in FIG. 46 C has high display quality.
- An insulator 716 and an insulator 720 are provided over the transistor 741 and the capacitor 742 .
- the insulator 716 and the insulator 720 may have an opening portion reaching the region 705 a that serves as the source of the transistor 741 .
- a conductor 781 is provided over the insulator 720 .
- the conductor 781 is electrically connected to the transistor 741 through the opening in the insulator 720 .
- a partition wall 784 having an opening reaching the conductor 781 is provided over the conductor 781 .
- a light-emitting layer 782 in contact with the conductor 781 through the opening provided in the partition wall 784 is provided over the partition wall 784 .
- a conductor 783 is provided over the light-emitting layer 782 .
- a region where the conductor 781 , the light-emitting layer 782 , and the conductor 783 overlap with one another functions as the light-emitting element 719 .
- FIG. 47 A is a circuit diagram illustrating a configuration example of a pixel of a liquid crystal display device.
- a pixel shown in FIGS. 47 A and 47 B includes a transistor 751 , a capacitor 752 , and an element (liquid crystal element) 753 in which a space between a pair of electrodes is filled with a liquid crystal.
- One of a source and a drain of the transistor 751 is electrically connected to a signal line 755 , and a gate of the transistor 751 is electrically connected to a scan line 754 .
- One electrode of the capacitor 752 is electrically connected to the other of the source and the drain of the transistor 751 , and the other electrode of the capacitor 752 is electrically connected to a wiring to which a common potential is supplied.
- One electrode of the liquid crystal element 753 is electrically connected to the other of the source and the drain of the transistor 751 , and the other electrode of the liquid crystal element 753 is electrically connected to a wiring to which a common potential is supplied.
- the common potential supplied to the wiring electrically connected to the other electrode of the capacitor 752 may be different from that supplied to the other electrode of the liquid crystal element 753 .
- FIG. 47 B is a cross-sectional view of the liquid crystal display device taken along dashed-dotted line M-N in FIG. 46 B .
- the FPC 732 is connected to the wiring 733 a via the terminal 731 .
- the wiring 733 a may be formed using the same kind of conductor as the conductor of the transistor 751 or using the same kind of semiconductor as the semiconductor of the transistor 751 .
- the description of the transistor 751 is referred to.
- the description of the transistor 741 is referred to.
- the description of the capacitor 742 is referred to. Note that the structure of the capacitor 752 in FIG. 47 B corresponds to, but is not limited to, the structure of the capacitor 742 in FIG. 46 C .
- the off-state current of the transistor 751 can be extremely small. Therefore, an electric charge held in the capacitor 752 is unlikely to leak, so that the voltage applied to the liquid crystal element 753 can be maintained for a long time. Accordingly, the transistor 751 can be kept off during a period in which moving images with few motions or a still image are/is displayed, whereby power for the operation of the transistor 751 can be saved in that period; accordingly a liquid crystal display device with low power consumption can be provided. Furthermore, the area occupied by the capacitor 752 can be reduced; thus, a liquid crystal display device with a high aperture ratio or a high-resolution liquid crystal display device can be provided.
- An insulator 721 is provided over the transistor 751 and the capacitor 752 .
- the insulator 721 has an opening reaching the transistor 751 .
- a conductor 791 is provided over the insulator 721 .
- the conductor 791 is electrically connected to the transistor 751 through the opening in the insulator 721 .
- An insulator 792 functioning as an alignment film is provided over the conductor 791 .
- a liquid crystal layer 793 is provided over the insulator 792 .
- An insulator 794 functioning as an alignment film is provided over the liquid crystal layer 793 .
- a spacer 795 is provided over the insulator 794 .
- a conductor 796 is provided over the spacer 795 and the insulator 794 .
- a substrate 797 is provided over the conductor 796 .
- a twisted nematic (TN) mode a super twisted nematic (STN) mode, an in-plane-switching (IPS) mode, a fringe field switching (FFS) mode, a multi-domain vertical alignment (MVA) mode, a patterned vertical alignment (PVA) mode, an advanced super view (ASV) mode, an axially symmetric aligned microcell (ASM) mode, an optically compensated birefringence (OCB) mode, an electrically controlled birefringence (ECB) mode, an ferroelectric liquid crystal (FLC) mode, an anti-ferroelectric liquid crystal (AFLC) mode, a polymer dispersed liquid crystal (PDLC) mode, a guest-host mode, and a blue phase mode.
- TN twisted nematic
- STN super twisted nematic
- IPS in-plane-switching
- FFS fringe field switching
- MVA multi-domain vertical alignment
- PVA patterned vertical alignment
- ASV advanced super
- a display device including a capacitor occupying a small area, a display device with high display quality, or a high-resolution display device can be provided.
- a display element a display device which is a device including a display element, a light-emitting element, and a light-emitting device which is a device including a light-emitting element can employ various modes or can include various elements.
- the display element, the display device, the light-emitting element, or the light-emitting device includes at least one of a light-emitting diode (LED) for white, red, green, blue, or the like, a transistor (a transistor that emits light depending on current), an electron emitter, a liquid crystal element, electronic ink, an electrophoretic element, a grating light valve (GLV), a plasma display panel (PDP), a display element using micro electro mechanical systems (MEMS), a digital micromirror device (DMD), a digital micro shutter (DMS), an interferometric modulator display (IMOD) element, a MEMS shutter display element, an optical-interference-type MEMS display element, an electrowetting element, a piezoelectric ceramic display, and a display element including a carbon nanotube.
- Display media whose contrast, luminance, reflectivity, transmittance, or the like is changed by electrical or magnetic effect may be included.
- examples of display devices having EL elements include an EL display.
- Examples of a display device including an electron emitter include a field emission display (FED), an SED-type flat panel display (SED: surface-conduction electron-emitter display), and the like.
- Examples of display devices including liquid crystal elements include a liquid crystal display (e.g., a transmissive liquid crystal display, a transflective liquid crystal display, a reflective liquid crystal display, a direct-view liquid crystal display, or a projection liquid crystal display).
- Examples of a display device including electronic ink, or an electrophoretic element include electronic paper.
- some of or all of pixel electrodes function as reflective electrodes.
- some or all of pixel electrodes are formed to contain aluminum, silver, or the like.
- a memory circuit such as an SRAM can be provided under the reflective electrodes.
- the power consumption can be further reduced.
- graphene or graphite may be provided under an electrode or a nitride semiconductor of the LED.
- Graphene or graphite may be a multilayer film in which a plurality of layers are stacked.
- provision of graphene or graphite enables easy formation of a nitride semiconductor thereover, such as an n-type GaN semiconductor including crystals.
- a p-type GaN semiconductor including crystals or the like can be provided thereover, and thus the LED can be formed.
- an MN layer may be provided between the n-type GaN semiconductor including crystals and graphene or graphite.
- the GaN semiconductors included in the LED may be formed by MOCVD. Note that when the graphene is provided, the GaN semiconductors included in the LED can also be formed by a sputtering method.
- the semiconductor device of one embodiment of the present invention can be used for display devices, personal computers, or image reproducing devices provided with recording media (typically, devices which reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images).
- recording media typically, devices which reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images.
- Other examples of electronic devices that can be equipped with the semiconductor device of one embodiment of the present invention are mobile phones, game machines including portable game consoles, portable data terminals, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATM), and vending machines.
- FIGS. 48 A to 48 F illustrate specific examples of these electronic devices.
- FIG. 48 A illustrates a portable game console including a housing 901 , a housing 902 , a display portion 903 , a display portion 904 , a microphone 905 , a speaker 906 , an operation key 907 , a stylus 908 , and the like.
- the portable game console in FIG. 48 A has the two display portions 903 and 904 , the number of display portions included in a portable game console is not limited to this.
- FIG. 48 B illustrates a portable data terminal including a first housing 911 , a second housing 912 , a first display portion 913 , a second display portion 914 , a joint 915 , an operation key 916 , and the like.
- the first display portion 913 is provided in the first housing 911
- the second display portion 914 is provided in the second housing 912 .
- the first housing 911 and the second housing 912 are connected to each other with the joint 915 , and the angle between the first housing 911 and the second housing 912 can be changed with the joint 915 .
- An image on the first display portion 913 may be switched in accordance with the angle at the joint 915 between the first housing 911 and the second housing 912 .
- a display device with a position input function may be used as at least one of the first display portion 913 and the second display portion 914 .
- the position input function can be added by providing a touch panel in a display device.
- the position input function can be added by providing a photoelectric conversion element called a photosensor in a pixel portion of a display device.
- FIG. 48 C illustrates a notebook personal computer, which includes a housing 921 , a display portion 922 , a keyboard 923 , a pointing device 924 , and the like.
- FIG. 48 D illustrates an electric refrigerator-freezer, which includes a housing 931 , a door for a refrigerator 932 , a door for a freezer 933 , and the like.
- FIG. 48 E illustrates a video camera, which includes a first housing 941 , a second housing 942 , a display portion 943 , operation keys 944 , a lens 945 , a joint 946 , and the like.
- the operation keys 944 and the lens 945 are provided for the first housing 941
- the display portion 943 is provided for the second housing 942 .
- the first housing 941 and the second housing 942 are connected to each other with the joint 946 , and the angle between the first housing 941 and the second housing 942 can be changed with the joint 946 .
- Images displayed on the display portion 943 may be switched in accordance with the angle at the joint 946 between the first housing 941 and the second housing 942 .
- FIG. 48 F illustrates a car including a car body 951 , wheels 952 , a dashboard 953 , lights 954 , and the like.
- Embodiments of the present invention have been described in the above embodiments. Note that one embodiment of the present invention is not limited thereto. That is, various embodiments of the invention are described in this embodiment and the like, and one embodiment of the present invention is not limited to a particular embodiment. For example, an example in which a channel formation region, source and drain regions, and the like of a transistor include an oxide semiconductor is described as one embodiment of the present invention; however, one embodiment of the present invention is not limited to this example. Alternatively, depending on circumstances or conditions, various semiconductors may be included in various transistors, a channel formation region of a transistor, a source region or a drain region of a transistor, or the like of one embodiment of the present invention.
- At least one of silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, an organic semiconductor, and the like may be included in various transistors, a channel formation region of a transistor, a source region or a drain region of a transistor, or the like of one embodiment of the present invention.
- an oxide semiconductor is not necessarily included in various transistors, a channel formation region of a transistor, a source region or a drain region of a transistor, or the like of one embodiment of the present invention, for example.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Thin Film Transistor (AREA)
- Semiconductor Memories (AREA)
- Electrodes Of Semiconductors (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Non-Volatile Memory (AREA)
- Manufacturing & Machinery (AREA)
Abstract
To provide a miniaturized transistor having highly stable electrical characteristics. Furthermore, also in a semiconductor device including the transistor, high performance and high reliability are achieved. The transistor includes, over a substrate, a conductor, an oxide semiconductor, and an insulator. The oxide semiconductor includes a first region and a second region. The resistance of the second region is lower than that of the first region. The entire surface of the first region in the oxide semiconductor is surrounded in all directions by the conductor with the insulator interposed therebetween.
Description
- This application is a continuation of U.S. application Ser. No. 16/728,423, filed Dec. 27, 2019, now allowed, which is a continuation of U.S. application Ser. No. 16/030,928, filed Jul. 10, 2018, now U.S. Pat. No. 10,522,691, which is a continuation of U.S. application Ser. No. 15/823,680, filed Nov. 28, 2017, now U.S. Pat. No. 10,062,790, which is a continuation of U.S. application Ser. No. 15/081,129, filed Mar. 25, 2016, now U.S. Pat. No. 9,837,546, which claims the benefit of a foreign priority application filed in Japan as Serial No. 2015-066832 on Mar. 27, 2015, all of which are incorporated by reference.
- The present invention relates to, for example, an oxide, a transistor, a semiconductor device, and manufacturing methods thereof. The present invention relates to, for example, an oxide, a display device, a light-emitting device, a lighting device, a power storage device, a memory device, a processor, an imaging device, or an electronic device. The present invention relates to a method for manufacturing an oxide, a display device, a liquid crystal display device, a light-emitting device, a memory device, a processor, an imaging device, or an electronic device. The present invention relates to a driving method of a semiconductor device, a display device, a liquid crystal display device, a light-emitting device, a memory device, a processor, an imaging device, or an electronic device.
- Note that one embodiment of the present invention is not limited to the above technical field. The technical field of one embodiment of the invention disclosed in this specification and the like relates to an object, a method, or a manufacturing method. In addition, one embodiment of the present invention relates to a process, a machine, manufacture, or a composition of matter.
- In this specification and the like, a semiconductor device generally means a device that can function by utilizing semiconductor characteristics. A display device, a light-emitting device, a lighting device, an electro-optical device, a semiconductor circuit, and an electronic device include a semiconductor device in some cases.
- A technique for forming a transistor by using a semiconductor over a substrate having an insulating surface has attracted attention. The transistor is applied to a wide range of semiconductor devices such as an integrated circuit and a display device. Silicon is known as a semiconductor applicable to a transistor.
- As silicon which is used as a semiconductor of a transistor, either amorphous silicon or polycrystalline silicon is used depending on the purpose. For example, in the case of a transistor included in a large display device, it is preferable to use amorphous silicon, which can be used to form a film on a large substrate with the established technique. On the other hand, in the case of a transistor included in a high-performance display device where driver circuits are formed over the same substrate, it is preferred to use polycrystalline silicon, which can form a transistor having high field-effect mobility. As a method for forming polycrystalline silicon, high-temperature heat treatment or laser light treatment which is performed on amorphous silicon has been known.
- In recent years, transistors using oxide semiconductors (typically, In—Ga—Zn oxide) have been actively developed.
- Oxide semiconductors have been researched since early times. In 1988, there was a disclosure of a crystal In—Ga—Zn oxide that can be used for a semiconductor element (see Patent Document 1). In 1995, a transistor including an oxide semiconductor was invented, and its electrical characteristics were disclosed (see Patent Document 2).
- In addition, a transistor including an amorphous oxide semiconductor is disclosed (see Patent Document 3). An oxide semiconductor can be formed by a sputtering method or the like, and thus can be used for a semiconductor of a transistor in a large display device. A transistor including an oxide semiconductor has high field-effect mobility; therefore, a high-performance display device where driver circuits are formed over the same substrate can be obtained. In addition, there is an advantage that capital investment can be reduced because part of production equipment for a transistor including amorphous silicon can be retrofitted and utilized.
- It is known that a transistor including an oxide semiconductor has an extremely low leakage current in an off state. For example, a low-power-consumption CPU utilizing the small leakage current characteristic of a transistor including an oxide semiconductor is disclosed (see Patent Document 4). It is also disclosed that a transistor having a high field-effect mobility can be obtained by a well potential formed using an active layer including an oxide semiconductor (see Patent Document 5).
-
- [Patent Document 1] Japanese Published Patent Application No. S63-239117
- [Patent Document 2] Japanese translation of PCT international application No. H11-505377
- [Patent Document 3] Japanese Patent No. 5215589
- [Patent Document 4] Japanese Published Patent Application No. 2012-257187
- [Patent Document 5] Japanese Published Patent Application No. 2012-59860
- When a transistor is miniaturized, a short-channel effect occurs. The short channel effect refers to degradation of electric characteristics of a transistor due to a reduction in channel length (L). One of the short-channel effects occurs when a drain electric field reaches a source. By the short-channel effect, a transistor becomes normally-on, and the subthreshold swing value (also referred to as the S value) and the leakage current of a transistor are increased, for example.
- An object of one embodiment of the present invention is to provide a transistor having improved operation characteristics. Another object of one embodiment of the present invention is to provide a semiconductor device with low power consumption. Another object of one embodiment of the present invention is to provide a transistor that can be miniaturized and highly integrated and has stable electrical characteristics. Another object of one embodiment of the present invention is to provide a transistor with small parasitic capacitance.
- Another object is to provide a transistor with stable electrical characteristics. Another object is to provide a transistor having a low leakage current in an off state. Another object is to provide a transistor whose amount of on-state current is large. Another object is to provide a transistor having normally-off electrical characteristics. Another object is to provide a transistor having a small subthreshold swing value. Another object is to provide a transistor having high reliability.
- Another object is to achieve high performance, high reliability, and high productivity also of a semiconductor device including the transistor. Another object is to provide a semiconductor device to which oxygen is easily supplied to a channel layer of a transistor. Another object is to provide a novel semiconductor device. Note that the descriptions of these objects do not disturb the existence of other objects. Note that one embodiment of the present invention does not necessarily achieve all the objects listed above. Other objects will be apparent from and can be derived from the description of the specification, the drawings, the claims, and the like.
- One embodiment of the present invention is a semiconductor device. The semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, and an insulator. The oxide semiconductor includes a first region and a second region. The first region in the oxide semiconductor is surrounded in four directions by the conductor with the insulator interposed therebetween.
- Another embodiment of the present invention is a semiconductor device. The semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, a first insulator, and a second insulator. The oxide semiconductor includes a first region and a second region. The second region has lower resistance than the first region. The first region in the oxide semiconductor is surrounded in four directions by the conductor with the first insulator and the second insulator interposed therebetween.
- In any of the above embodiments, the impurity concentration may be higher in the second region than in the first region.
- Another embodiment of the present invention is a semiconductor device. The semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, and an insulator. The oxide semiconductor includes a first region, a second region, and a third region between the first region and the second region. The third region in the oxide semiconductor is surrounded in four directions by the conductor with the insulator interposed therebetween.
- Another embodiment of the present invention is a semiconductor device. The semiconductor device includes, over a substrate, a conductor, an oxide semiconductor, a first insulator, and a second insulator. The oxide semiconductor includes a first region, a second region, and a third region between the first region and the second region. The third region in the oxide semiconductor is surrounded in four directions by the conductor with the first insulator and the second insulator interposed therebetween.
- In any of the above embodiments, the impurity concentration may be higher in the first region and the second region than in the third region.
- In any of the above embodiments, the first region may serve as one of a source region and a drain region, and the second region may serve as the other of the source region and the drain region.
- In any of the above embodiments, the first insulator may include silicon, and the second insulator may include hafnium.
- In any of the above embodiments, the thickness of the first insulator may be different from that of the second insulator.
- Another embodiment of the present invention is an electronic device including any of the semiconductor devices in the above embodiments.
- A transistor can have favorable driving characteristics because of its high on-state current and low off-state current. Furthermore, low power consumption can be realized. In addition, a miniaturized transistor having highly stable electrical characteristics can be provided. Moreover, the channel length can be controlled easily, and thus a short-channel effect can be suppressed even in a miniaturized transistor. Therefore, the integration degree of transistors can be increased, so that a variety of small-sized electronic devices can be further downsized.
- A transistor with stable electrical characteristics can be provided. A transistor having a low leakage current in an off state can be provided. A transistor having high on-state current can be provided. A transistor having normally-off electrical characteristics can be provided. A transistor having a small subthreshold swing value can be provided. A transistor having high reliability can be provided.
- Furthermore, also in a semiconductor device including the transistor, high performance, high reliability, and high productivity can be achieved. Alternatively, a novel semiconductor device can be provided. Note that the description of these effects does not disturb the existence of other effects. One embodiment of the present invention does not necessarily achieve all the effects listed above. Other effects will be apparent from and can be derived from the description of the specification, the drawings, the claims, and the like.
-
FIGS. 1A to 1C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 2A to 2C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 3A to 3C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 4A to 4C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 5A to 5C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 6A to 6C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 7A to 7C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 8A to 8C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 9A to 9C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 10A to 10C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 11A to 11C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 12A to 12C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 13A to 13C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 14A to 14C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 15A to 15C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 16A to 16C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 17A to 17C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 18A to 18C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 19A to 19C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 20A to 20C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 21A to 21C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 22A to 22C are a top view and cross-sectional views illustrating one embodiment of a semiconductor device. -
FIGS. 23A to 23D are Cs-corrected high-resolution TEM images of a cross section of a CAAC-OS and a cross-sectional schematic view of the CAAC-OS. -
FIGS. 24A to 24D are Cs-corrected high-resolution TEM images of a plane of a CAAC-OS. -
FIGS. 25A to 25C show structural analysis of a CAAC-OS and a single crystal oxide semiconductor by XRD. -
FIGS. 26A and 26B show electron diffraction patterns of a CAAC-OS. -
FIG. 27 shows a change in crystal part of an In—Ga—Zn oxide induced by electron irradiation. -
FIGS. 28A and 28B are each a circuit diagram illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 29 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 30 is cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 31 is cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 32A and 32B are circuit diagrams each illustrating a memory device of one embodiment of the present invention. -
FIG. 33 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 34 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 35 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 36 is a circuit diagram illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 37 is a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 38A to 38E are circuit diagrams illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 39A and 39B are top views each illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 40A and 40B are block diagrams each illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 41A and 41B are cross-sectional views each illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 42A and 42B are cross-sectional views each illustrating a semiconductor device of one embodiment of the present invention. - FIGS. 43A1, 43A2, 43A3, 43B1, 43B2, and 43B3 are perspective views and cross-sectional views illustrating semiconductor devices of embodiments of the present invention.
-
FIG. 44 is a block diagram illustrating a semiconductor device of one embodiment of the present invention. -
FIG. 45 is a circuit diagram illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 46A to 46C are a circuit diagram, a top view, and a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 47A and 47B are a circuit diagram and a cross-sectional view illustrating a semiconductor device of one embodiment of the present invention. -
FIGS. 48A to 48F are perspective views each illustrating an electronic device of one embodiment of the present invention. - Hereinafter, embodiments will be described with reference to drawings. However, the embodiments can be implemented with various modes. It will be readily appreciated by those skilled in the art that modes and details can be changed in various ways without departing from the spirit and scope of the present invention. Thus, the present invention should not be interpreted as being limited to the following description of the embodiments.
- In the drawings, the size, the layer thickness, or the region is exaggerated for clarity in some cases. Therefore, embodiments of the present invention are not limited to such a scale. Note that the drawings are schematic views showing ideal examples, and embodiments of the present invention are not limited to the shapes or values shown in the drawings. In the drawings, the same portions or portions having similar functions are denoted by the same reference numerals in different drawings, and explanation thereof will not be repeated. Furthermore, the same hatching pattern is applied to portions having similar functions, and the portions are not denoted by reference numerals in some cases.
- Note that the ordinal numbers such as “first”, “second”, and the like in this specification and the like are used for convenience and do not denote the order of steps or the stacking order of layers. Therefore, for example, description can be made even when “first” is replaced with “second” or “third”, as appropriate. In addition, the ordinal numbers in this specification and the like are not necessarily the same as those which specify one embodiment of the present invention.
- Note that in this specification, terms for describing arrangement, such as “over”, “above”, “under”, and “below”, are used for convenience in describing a positional relation between components with reference to drawings. Furthermore, the positional relation between components is changed as appropriate in accordance with a direction in which each component is described. Thus, the positional relation is not limited to that described with a term used in this specification and can be explained with another term as appropriate depending on the situation.
- The “semiconductor device” in this specification and the like means all devices which can operate by utilizing semiconductor characteristics. A semiconductor element such as a transistor, a semiconductor circuit, an arithmetic device, and a memory device are each an embodiment of a semiconductor device. An imaging device, a display device, a liquid crystal display device, a light-emitting device, an electro-optical device, a power generation device (including a thin film solar cell, an organic thin film solar cell, and the like), and an electronic device may each include a semiconductor device.
- In this specification and the like, a transistor is an element having at least three terminals of a gate, a drain, and a source. In addition, the transistor has a channel region between a drain (a drain terminal, a drain region, or a drain electrode) and a source (a source terminal, a source region, or a source electrode), and current can flow through the drain, the channel region, and the source. Note that in this specification and the like, a channel region refers to a region through which current mainly flows.
- Further, functions of a source and a drain might be switched when transistors having different polarities are employed or a direction of current flow is changed in circuit operation, for example. Therefore, the terms “source” and “drain” can be switched in this specification and the like.
- Note that in this specification and the like, a silicon oxynitride film refers to a film in which the proportion of oxygen is higher than that of nitrogen. The silicon oxynitride film preferably contains oxygen, nitrogen, silicon, and hydrogen in the ranges of 55 atomic % to 65 atomic %, 1 atomic % to 20 atomic %, 25 atomic % to 35 atomic %, and 0.1 atomic % to 10 atomic %, respectively. A silicon nitride oxide film refers to a film in which the proportion of nitrogen is higher than that of oxygen. The silicon nitride oxide film preferably contains nitrogen, oxygen, silicon, and hydrogen in the ranges of 55 atomic % to 65 atomic %, 1 atomic % to 20 atomic %, 25 atomic % to 35 atomic %, and 0.1 atomic % to 10 atomic %, respectively.
- In this specification and the like, the terms “film” and “layer” can be interchanged with each other. For example, the term “conductive layer” can be changed into the term “conductive film” in some cases. Also, the term “insulating film” can be changed into the term “insulating layer” in some cases.
- In this specification and the like, the term “parallel” indicates that the angle formed between two straight lines is greater than or equal to −10° and less than or equal to 10°, and accordingly also includes the case where the angle is greater than or equal to −5° and less than or equal to 5°. A term “substantially parallel” indicates that the angle formed between two straight lines is greater than or equal to −30° and less than or equal to 30°. A term “perpendicular” indicates that an angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly includes the case where the angle is greater than or equal to 85° and less than or equal to 95°. A term “substantially perpendicular” indicates that the angle formed between two straight lines is greater than or equal to 60° and less than or equal to 120°.
- For example, in this specification and the like, an explicit description “X and Y are connected” means that X and Y are electrically connected, X and Y are functionally connected, and X and Y are directly connected. Accordingly, without being limited to a predetermined connection relation, for example, a connection relation shown in drawings or text, another connection relation is included in the drawings or the text.
- Here, X and Y each denote an object (e.g., a device, an element, a circuit, a line, an electrode, a terminal, a conductive film, a layer, or the like).
- Examples of the case where X and Y are directly connected include the case where an element that allows an electrical connection between X and Y (e.g., a switch, a transistor, a capacitor, an inductor, a resistor, a diode, a display element, a light-emitting element, and a load) is not connected between X and Y, and the case where X and Y are connected without the element that allows the electrical connection between X and Y provided therebetween.
- For example, in the case where X and Y are electrically connected, one or more elements that enable electrical connection between X and Y (e.g., a switch, a transistor, a capacitor, an inductor, a resistor, a diode, a display element, a light-emitting element, or a load) can be connected between X and Y. A switch is controlled to be on or off. That is, a switch is conducting or not conducting (is turned on or off) to determine whether current flows therethrough or not. Alternatively, the switch has a function of selecting and changing a current path. Note that the case where X and Y are electrically connected includes the case where X and Y are directly connected.
- For example, in the case where X and Y are functionally connected, one or more circuits that enable functional connection between X and Y (e.g., a logic circuit such as an inverter, a NAND circuit, or a NOR circuit; a signal converter circuit such as a DA converter circuit, an AD converter circuit, or a gamma correction circuit; a potential level converter circuit such as a power supply circuit (e.g., a step-up dc-dc converter, or a step-down dc-dc converter) or a level shifter circuit for changing the potential level of a signal; a voltage source; a current source; a switching circuit; an amplifier circuit such as a circuit that can increase signal amplitude, the amount of current, or the like, an operational amplifier, a differential amplifier circuit, a source follower circuit, or a buffer circuit; a signal generation circuit; a memory circuit; and/or a control circuit) can be connected between X and Y. Note that for example, in the case where a signal output from X is transmitted to Y even when another circuit is interposed between X and Y, X and Y are functionally connected. Note that the case where X and Y are functionally connected includes the case where X and Y are directly connected and the case where X and Y are electrically connected.
- Note that in this specification and the like, an explicit description “X and Y are electrically connected” means that X and Y are electrically connected (i.e., the case where X and Y are connected with another element or another circuit provided therebetween), X and Y are functionally connected (i.e., the case where X and Y are functionally connected with another circuit provided therebetween), and X and Y are directly connected (i.e., the case where X and Y are connected without another element or another circuit provided therebetween). That is, in this specification and the like, the explicit description “X and Y are electrically connected” is the same as the description “X and Y are connected”.
- Note that, for example, the case where a source (or a first terminal or the like) of a transistor is electrically connected to X through (or not through) Z1 and a drain (or a second terminal or the like) of the transistor is electrically connected to Y through (or not through) Z2, or the case where a source (or a first terminal or the like) of a transistor is directly connected to one part of Z1 and another part of Z1 is directly connected to X while a drain (or a second terminal or the like) of the transistor is directly connected to one part of Z2 and another part of Z2 is directly connected to Y, can be expressed by using any of the following expressions.
- The expressions include, for example, “X, Y, a source (or a first terminal or the like) of a transistor, and a drain (or a second terminal or the like) of the transistor are electrically connected to each other, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are electrically connected to each other in this order”, “a source (or a first terminal or the like) of a transistor is electrically connected to X, a drain (or a second terminal or the like) of the transistor is electrically connected to Y, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are electrically connected to each other in this order”, and “X is electrically connected to Y through a source (or a first terminal or the like) and a drain (or a second terminal or the like) of a transistor, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are provided to be connected in this order”. When the connection order in a circuit configuration is defined by an expression similar to the above examples, a source (or a first terminal or the like) and a drain (or a second terminal or the like) of a transistor can be distinguished from each other to specify the technical scope.
- Other examples of the expressions include, “a source (or a first terminal or the like) of a transistor is electrically connected to X through at least a first connection path, the first connection path does not include a second connection path, the second connection path is a path between the source (or the first terminal or the like) of the transistor and a drain (or a second terminal or the like) of the transistor, Z1 is on the first connection path, the drain (or the second terminal or the like) of the transistor is electrically connected to Y through at least a third connection path, the third connection path does not include the second connection path, and Z2 is on the third connection path”, and “a source (or a first terminal or the like) of a transistor is electrically connected to X at least with a first connection path through Z1, the first connection path does not include a second connection path, the second connection path includes a connection path through which the transistor is provided, a drain (or a second terminal or the like) of the transistor is electrically connected to Y at least with a third connection path through Z2, and the third connection path does not include the second connection path.” Still another example of the expression is “a source (or a first terminal or the like) of a transistor is electrically connected to X through at least Z1 on a first electrical path, the first electrical path does not include a second electrical path, the second electrical path is an electrical path from the source (or the first terminal or the like) of the transistor to a drain (or a second terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor is electrically connected to Y through at least Z2 on a third electrical path, the third electrical path does not include a fourth electrical path, and the fourth electrical path is an electrical path from the drain (or the second terminal or the like) of the transistor to the source (or the first terminal or the like) of the transistor”. When the connection path in a circuit structure is defined by an expression similar to the above examples, a source (or a first terminal or the like) and a drain (or a second terminal or the like) of a transistor can be distinguished from each other to specify the technical scope.
- Note that one embodiment of the present invention is not limited to these expressions that are just examples. Here, X, Y, Z1, and Z2 each denote an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, or a layer).
- Even when independent components are electrically connected to each other in a circuit diagram, one component has functions of a plurality of components in some cases. For example, when part of a wiring also functions as an electrode, one conductive film functions as the wiring and the electrode. Thus, “electrical connection” in this specification includes in its category such a case where one conductive film has functions of a plurality of components.
- In this embodiment, an embodiment of a semiconductor device will be described with reference to
FIGS. 1A to 1C ,FIGS. 2A to 2C ,FIGS. 3A to 3C ,FIGS. 4A to 4C ,FIGS. 5A to 5C ,FIGS. 6A to 6C ,FIGS. 7A to 7C ,FIGS. 8A to 8C ,FIGS. 9A to 9C ,FIGS. 10A to 10C ,FIGS. 11A to 11C ,FIGS. 12A to 12C ,FIGS. 13A to 13C ,FIGS. 14A to 14C ,FIGS. 15A to 15C ,FIGS. 16A to 16C ,FIGS. 17A to 17C ,FIGS. 18A to 18C ,FIGS. 19A to 19C ,FIGS. 20A to 20C ,FIGS. 21A to 21C , andFIGS. 22A to 22C . -
FIGS. 1A to 1C illustrate an example of atransistor 100. For simplicity, some films are not illustrated inFIG. 1A .FIG. 1B is a cross-sectional view taken along dashed-dotted line X1-X2 inFIG. 1A , andFIG. 1C is a cross-sectional view taken along dashed-dotted line Y1-Y2 inFIG. 1A . - The
transistor 100 formed over asubstrate 101 includes aconductor 160 and aconductor 170 each serving as a gate electrode; anoxide 130 including aregion 131, aregion 132 serving as one of a source region and a drain region, and aregion 133 serving as the other of the source region and the drain region; and aninsulator 120 and aninsulator 150 each serving as a gate insulating layer. Theregion 132, theregion 133, and theconductor 160 are electrically connected to awiring 140 a, awiring 140 b, and awiring 140 c, respectively. - In a structure of the
transistor 100 illustrated inFIGS. 1A to 1C , theregions oxide 130. The impurity concentration is higher in theregions region 131, and the resistances of theregions region 131 is 5% or less, 2% or less, or 1% or less, of the maximum impurity concentration in theregions - As illustrated in
FIG. 1B , in theoxide 130, theregion 131 includes a region overlapping with theconductor 160, and theregions region 131. Note that theregions oxide 130 and theconductor 160 overlap with each other. Thus, in thetransistor 100, a region where a channel is formed is in contact with theregions regions transistor 100 can be increased. - Note that the
regions FIG. 1B , theconductor 160 is formed, and then a doping treatment is performed using theconductor 160 as a mask. When theinsulator 150 is sufficiently thin and a doping ion is accelerated sufficiently, the impurity penetrates theinsulator 150 and is added to theoxide 130. The impurity is not added to the region overlapping with theconductor 160. Accordingly, as illustrated inFIG. 1B , theregions regions region 131. - Examples of an impurity added to the
regions - Note that many oxygen vacancies are formed in the
regions regions region 131. In addition, many defects are formed in theregions regions region 131. - In
FIG. 1C , thetransistor 100 has a structure in which an entire surface of theregion 131 in theoxide 130 is surrounded by theconductors insulators region 131 in theoxide 130” includes top, bottom, and side surfaces of theregion 131 in theoxide 130, which are in contact with theinsulator region 131 in theoxide 130 is formed with a curved surface where a side surface, a top surface, and a bottom surface thereof are not clearly distinguished from one another, an “entire surface of theregion 131 in theoxide 130” means an outermost surface of theregion 131 in theoxide 130. - The entire surface of the
region 131 in theoxide 130 is surrounded by the conductors with theinsulators region 131 where a channel is formed can be electrically surrounded in four directions (in other words, the four directions of theregion 131 except for the channel length direction) by an electric field from theconductors 160 and 170 (a structure of a transistor in which a semiconductor is electrically surrounded by an electric field from a conductor is referred to as a surrounded channel (s-channel) structure). Therefore, a channel is formed in theentire region 131 in some cases. In a s-channel structure, a large amount of current can flow between a source and a drain of a transistor, and thus on-state current can be increased. Furthermore, a voltage is applied from all directions to a region where a channel is formed, and thus, a transistor in which leakage current is suppressed can be provided. - Note that in the case where the transistor has a s-channel structure, a channel is formed in the entire surface of the
region 131 in some cases. Therefore, as theoxide 130 has a larger thickness, a channel region becomes larger. In other words, the thicker theoxide 130 is, the larger the on-state current of the transistor is. In addition, when theoxide 130 is thicker, the proportion of the region with a high carrier controllability increases, leading to a smaller subthreshold swing value. Theoxide 130 has a region with a thickness of greater than or equal to 10 nm, preferably greater than or equal to 20 nm, further preferably greater than or equal to 30 nm, and still further preferably greater than or equal to 50 nm, for example Note that theoxide 130 has a region with a thickness of, for example, less than or equal to 300 nm, preferably less than or equal to 200 nm, and further preferably less than or equal to 150 nm because the productivity of the semiconductor device might be decreased. - The s-channel structure is suitable for a miniaturized transistor because a high on-state current can be obtained. A semiconductor device including the miniaturized transistor can have a high integration degree and high density. For example, the channel length of the transistor is preferably less than or equal to 40 nm, further preferably less than or equal to 30 nm, and still further preferably less than or equal to 20 nm, and the channel width of the transistor is preferably less than or equal to 40 nm, further preferably less than or equal to 30 nm, and still further preferably less than or equal to 20 nm.
- The
conductors - Each of the
insulators insulator 120, an insulator containing excessive oxygen (containing oxygen in excess of stoichiometric composition) is preferably used. When such an insulator containing excess oxygen is provided in contact with theoxide 130, oxygen vacancies in theregion 131 are compensated. - As each of the
insulators insulators oxide 130 and entry of an impurity such as hydrogen from the outside. - Note that the
insulators insulators insulators insulator 120 and a hafnium oxide film is used for theinsulator 150, theinsulator 150 preferably has a larger thickness than theinsulator 120. The thicknesses of theinsulators insulators region 131 in theoxide 130. - The
insulators oxide 130 and covered by a barrier film, whereby the composition of theoxide 130 can be almost the same as the stoichiometric composition or can be in a supersaturated state containing more oxygen than the stoichiometric composition. It is also possible to prevent entry of impurities such as hydrogen into theoxide 130. - Note that in the case where a silicon oxide film is used for the
insulator 150, a surface of theinsulator 150 may be etched in forming a conductor to be a gate as illustrated inFIG. 1B . In the case where an impurity is added through theinsulator 150 in order to form theregions insulator 150 is made thin over theregions insulator 150, the surface of theinsulator 150 is not removed in forming the conductor to be a gate. - An oxide forming the
region 131 has a wide energy gap of 3.0 eV or more. A transistor including an oxide film obtained by processing of the oxide in appropriate conditions and a sufficient reduction in carrier density of the oxide can have much lower leakage current between a source and a drain in an off state (off-state current) than a conventional transistor including silicon. - An applicable oxide preferably contains at least indium (In) or zinc (Zn). In particular, In and Zn are preferably contained. In addition, as a stabilizer for reducing variation in electric characteristics of the transistor using the oxide semiconductor, one or more selected from gallium (Ga), tin (Sn), hafnium (Hf), zirconium (Zr), titanium (Ti), scandium (Sc), yttrium (Y), and an lanthanoid (such as cerium (Ce), neodymium (Nd), or gadolinium (Gd), for example) is preferably contained.
- Note that an oxide that can be used as the
oxide 130 will be described in detail inEmbodiment 2. - In the semiconductor device illustrated in
FIG. 1A , an interlayer film is provided so as to cover thetransistor 100. Aninsulator 180 or the like may be stacked as a barrier layer in addition to the interlayer film. A base film may be formed over thesubstrate 101. In addition to the base film, a barrier film may be stacked. - As the barrier film, an insulator having barrier properties against oxygen and hydrogen is preferably used. For such an insulator, aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, silicon nitride, or the like can be used. When such a material is used, the barrier film has a function of suppressing release of oxygen from the
oxide 130 and diffusion of oxygen to portions other than theoxide 130 from theinsulator 120, and also have a function of preventing entry of impurities such as hydrogen from the outside. - The above-described structure makes it possible to provide a transistor with stable electric characteristics. A transistor having a low leakage current in an off state can be provided. A transistor having high on-state current can be provided. A transistor having normally-off electrical characteristics can be provided. A transistor having a small subthreshold swing value can be provided. A transistor having high reliability can be provided.
- As described above, since on-state current is high and off-state current is low, the transistor can have favorable driving characteristics. Furthermore, low power consumption can be realized. Even when a channel length becomes short with miniaturization of a transistor, the transistor can have highly stable electrical characteristics. That is, it is presumed that a short-channel effect can be suppressed, miniaturization can be achieved, and the integration degree of transistors can be increased, whereby a variety of small-sized electronic devices can be further downsized. Furthermore, a miniaturized transistor having highly stable electrical characteristics can be provided.
-
FIGS. 2A to 2C ,FIGS. 3A to 3C , andFIGS. 4A to 4C illustrate examples of thetransistor 100, which have structures different from that in Structural example 1 of a semiconductor device.FIG. 2A ,FIG. 3A , andFIG. 4A are each a top view of thetransistor 100. Note that some films are omitted inFIG. 2A ,FIG. 3A , andFIG. 4A for simplicity.FIG. 2B ,FIG. 3B , andFIG. 4B are cross-sectional views taken along dashed-dotted lines X1-X2 inFIG. 2A ,FIG. 3A , andFIG. 4A , respectively.FIG. 2C ,FIG. 3C , andFIG. 4C are cross-sectional views taken along dashed-dotted lines Y1-Y2 inFIG. 2A ,FIG. 3A , andFIG. 4A , respectively. - Note that in each of the
transistors 100 inFIGS. 2A to 2C ,FIGS. 3A to 3C , andFIGS. 4A to 4C , components having the same function as the components in thetransistor 100 inFIGS. 1A to 1C are denoted by the same reference numerals. Accordingly, thetransistor 100 formed over thesubstrate 101 includes theconductors oxide 130 including theregion 131 where a channel is formed, theregion 132 serving as one of a source region and a drain region, and theregion 133 serving as the other of the source region and the drain region; and theinsulators region 132, theregion 133, and theconductor 160 are electrically connected to thewiring 140 a, thewiring 140 b, and thewiring 140 c, respectively. - As illustrated in each of
FIGS. 2A to 2C ,FIGS. 3A to 3C , andFIGS. 4A to 4C , an end portion of theinsulator 150 may be positioned over theoxide 130. In this structure, a doping treatment is performed using theinsulator 150 and theconductor 160 as masks. Therefore, in the doping process, theregions insulator 150. Accordingly, as illustrated inFIG. 2B , end portions of side surfaces of theregions oxide 130 in the channel length direction as the end portions of the side surfaces of theregions oxide 130. With this structure, theregions transistor 100 can be prevented from being constantly in an on state. - As illustrated in
FIGS. 3A to 3C , an end portion of theinsulator 120 is not necessarily aligned with an end portion of theoxide 130. As illustrated inFIGS. 4A to 4C , the end portion of theinsulator 120 may be positioned on the outer side than the end portion of theinsulator 150. In the case where a material used for theinsulator 150 is different from that used for theinsulator 120, for example, theinsulator 120 and theinsulator 150 may be optimized as appropriate, for example, such that theinsulator 120 and theinsulator 150 have the same equivalent oxide thickness (EOT) by making the thickness of theinsulator 120 different from that of theinsulator 150 in consideration of their dielectric constants or the like. -
FIGS. 5A to 5C ,FIGS. 6A to 6C ,FIGS. 7A to 7C , andFIGS. 8A to 8C illustrate modification examples of thetransistor 100.FIG. 5A ,FIG. 6A ,FIG. 7A , andFIG. 8A are each a top view of thetransistor 100. Note that some films are omitted inFIG. 5A ,FIG. 6A ,FIG. 7A , andFIG. 8A for simplicity.FIG. 5B ,FIG. 6B ,FIG. 7B , andFIG. 8B are cross-sectional views taken along dashed-dotted lines X1-X2 inFIG. 5A ,FIG. 6A ,FIG. 7A , andFIG. 8A , respectively.FIG. 5C ,FIG. 6C ,FIG. 7C , andFIG. 8C are cross-sectional views taken along dashed-dotted lines Y1-Y2 inFIG. 5A ,FIG. 6A ,FIG. 7A , andFIG. 8A , respectively. - Note that in the
transistor 100 in each ofFIGS. 5A to 5C ,FIGS. 6A to 6C ,FIGS. 7A to 7C , andFIGS. 8A to 8C , components having the same function as the components in thetransistor 100 inFIGS. 1A to 1C are denoted by the same reference numerals. Accordingly, thetransistor 100 formed over thesubstrate 101 includes theconductors oxide 130 including theregion 131 where a channel is formed, theregion 132 serving as one of a source region and a drain region, and theregion 133 serving as the other of the source region and the drain region; theinsulators region 132, theregion 133, and theconductor 160 are electrically connected to awiring 140 a, awiring 140 b, and awiring 140 c, respectively. - As illustrated in
FIGS. 5A to 5C ,FIGS. 6A to 6C ,FIGS. 7A to 7C , andFIGS. 8A to 8C , theconductor 170 may be larger than theoxide 130, in which case coverage with films formed above theconductor 170 can be improved. That is, each of the films included in thetransistor 100, such as theoxide 130, can be formed without loss of planarity, so that the transistor can have high reliability. - In the structure illustrated in
FIGS. 5A to 5C , the end portion of theinsulator 120 is aligned with the end portion of theoxide 130. Therefore, theinsulator 120 and theoxide 130 can be formed at the same time, leading to a reduction in the number of masks. - As illustrated in
FIGS. 6A to 6C , the end portion of theinsulator 120 is not necessarily aligned with the end portion of theoxide 130. As illustrated inFIGS. 7A to 7C , the end portion of theinsulator 120 may be positioned on the outer side than the end portion of theinsulator 150. In the case where a material used for theinsulator 150 is different from that used for theinsulator 120, for example, theinsulator 120 and theinsulator 150 may be optimized as appropriate, for example, such that theinsulator 120 and theinsulator 150 have the same equivalent oxide thickness (EOT) by making the thickness of theinsulator 120 different from that of theinsulator 150 in consideration of their dielectric constants or the like. - As illustrated in
FIGS. 8A to 8C , the end portion of theinsulator 120 may be aligned with an end portion of theconductor 170. In this case, theconductor 170 is electrically connected to theconductor 160 through a side surface of theconductor 170. Note that in this structure, the number of masks can be reduced when theinsulator 120 and theconductor 170 are formed at the same time. -
FIGS. 9A to 9C andFIGS. 10A to 10C illustrate modification examples of thetransistor 100.FIG. 9A andFIG. 10A are each a top view of thetransistor 100. Note that some films are omitted inFIG. 9A andFIG. 10A for simplicity.FIG. 9B andFIG. 10B are cross-sectional views taken along dashed-dotted lines X1-X2 inFIG. 9A andFIG. 10A , respectively.FIG. 9C , andFIG. 10C are cross-sectional views taken along dashed-dotted lines Y1-Y2 inFIG. 9A andFIG. 10A , respectively. - Note that in the
transistor 100 in each ofFIGS. 9A to 9C andFIGS. 10A to 10C , components having the same function as the components in thetransistor 100 inFIGS. 1A to 1C are denoted by the same reference numerals. Accordingly, thetransistor 100 formed over thesubstrate 101 includes theconductors oxide 130 including theregion 131 where a channel is formed, theregion 132 serving as one of a source region and a drain region, and theregion 133 serving as the other of the source region and the drain region; theinsulators region 132, theregion 133, and theconductor 160 are electrically connected to awiring 140 a, awiring 140 b, and awiring 140 c, respectively. - As illustrated in
FIGS. 9A to 9C andFIGS. 10A to 10C , theconductor 170 may be embedded in aninsulator 110. For example, theinsulator 110 is formed after formation of theconductor 170 and is removed by chemical mechanical polishing (CMP) until theconductor 170 is exposed. Note that when theconductor 170 is formed as an embedded electrode, coverage with the films formed above theconductor 170 can be improved. - As illustrated in
FIGS. 9A to 9C , after formation of theoxide 130 and theinsulator 150, aninsulator 190 may be formed on side surfaces of theoxide 130 and theinsulator 150. For example, when theinsulator 190 is provided as a sidewall insulator, further miniaturization can be achieved. In the case where materials used for theinsulators insulators insulators insulators insulators - As illustrated in
FIGS. 10A to 10C , the end portions of theinsulator 120, theoxide 130, and theinsulator 150 may be aligned with one another. In the structure illustrated inFIGS. 10A to 10C , the number of masks can be reduced when theinsulator 120, theinsulator 150, and theoxide 130 are formed at the same time. -
FIGS. 11A to 11C ,FIGS. 12A to 12C ,FIGS. 13A to 13C ,FIGS. 14A to 14C , andFIGS. 15A to 15C are top views and cross-sectional views illustrating modification examples of thetransistor 100.FIG. 11A ,FIG. 12A ,FIG. 13A ,FIG. 14A , andFIG. 15A are each a top view of thetransistor 100. Note that some films are omitted inFIG. 11A ,FIG. 12A ,FIG. 13A ,FIG. 14A , andFIG. 15A for simplicity.FIG. 11B ,FIG. 12B ,FIG. 13B ,FIG. 14B , andFIG. 15B are cross-sectional views taken along dashed-dotted lines X1-X2 inFIG. 11A ,FIG. 12A ,FIG. 13A ,FIG. 14A , andFIG. 15A , respectively.FIG. 11C ,FIG. 12C ,FIG. 13C ,FIG. 14C , andFIG. 8C are cross-sectional views taken along dashed-dotted lines Y1-Y2 inFIG. 11A ,FIG. 12A ,FIG. 13A ,FIG. 14A , andFIG. 15A , respectively. - Note that in the
transistor 100 in each ofFIGS. 11A to 11C ,FIGS. 12A to 12C ,FIGS. 13A to 13C ,FIGS. 14A to 14C , andFIGS. 15A to 15C , components having the same function as the components in thetransistor 100 inFIGS. 1A to 1C are denoted by the same reference numerals. Accordingly, thetransistor 100 formed over thesubstrate 101 includes theconductors oxide 130 including theregion 131 where a channel is formed, theregion 132 serving as one of a source region and a drain region, and theregion 133 serving as the other of the source region and the drain region; theinsulators region 132, theregion 133, and theconductor 160 are electrically connected to thewiring 140 a, thewiring 140 b, and thewiring 140 c, respectively. - As illustrated in each of
FIGS. 11A to 11C ,FIGS. 12A to 12C ,FIGS. 13A to 13C ,FIGS. 14A to 14C , andFIGS. 15A to 15C , theconductor 170, theinsulator 120, and theoxide 130 may be provided in an opening in theinsulator 110. For example, an opening is formed in theinsulator 110 with use of a dummy layer or the like, and part of thetransistor 100 is provided in the opening. This structure can reduce variation in the case where a plurality of transistors are formed. - The structure illustrated in
FIGS. 11A to 11C can be obtained in such a manner that theconductor 170, theinsulator 120, and theoxide 130 are formed in the opening, and then planarization treatment is performed until a top surface of theinsulator 110 is exposed. After that, theinsulator 150 and theconductor 160 are formed. As the planarization treatment, CMP or the like can be used, for example. - As illustrated in
FIGS. 12A to 12C , the end portion of theinsulator 150 is not necessarily aligned with the end portion of theinsulator 120. As illustrated inFIGS. 13A to 13C , the end portions of theinsulators conductor 170. In this case, theinsulator 120 can be used as a stopper film. - As illustrated in
FIGS. 14A to 14C , theinsulator 150 may be embedded in the opening. As illustrated in andFIGS. 15A to 15C , a top surface of theinsulator 150 may be level with a top surface of theinsulator 120. For example, after only theoxide 130 is overetched, theinsulator 150 is formed. -
FIGS. 16A to 16C ,FIGS. 17A to 17C , andFIGS. 18A to 18C illustrate modification examples of thetransistor 100.FIG. 16A ,FIG. 17A , andFIG. 18A are each a top view of thetransistor 100. Note that some films are omitted inFIG. 16A ,FIG. 17A , andFIG. 18A for simplicity.FIG. 16B ,FIG. 17B , andFIG. 18B are cross-sectional views taken along dashed-dotted lines X1-X2 inFIG. 16A ,FIG. 17A , andFIG. 18A , respectively.FIG. 16C ,FIG. 17C , andFIG. 18C are cross-sectional views taken along dashed-dotted lines Y1-Y2 inFIG. 16A ,FIG. 17A , andFIG. 18A , respectively. - Note that in the
transistor 100 in each ofFIGS. 16A to 16C ,FIGS. 17A to 17C , andFIGS. 18A to 18C , components having the same function as the components in thetransistor 100 inFIGS. 1A to 1C are denoted by the same reference numerals. Accordingly, thetransistor 100 formed over thesubstrate 101 includes theconductors oxide 130 including theregion 131, theregion 132 serving as one of a source region and a drain region, and theregion 133 serving as the other of the source region and the drain region; theinsulators region 132, theregion 133, and theconductor 160 are electrically connected to thewiring 140 a, thewiring 140 b, and thewiring 140 c, respectively. - In each of the
transistors 100 illustrated inFIGS. 16A to 16C ,FIGS. 17A to 17C , andFIGS. 18A to 18C , theoxide 130 includes aninsulator 130 a including aregion 131 a, aregion 132 a, and aregion 133 a; asemiconductor 130 b including aregion 131 b, aregion 132 b, and aregion 133 b, which is provided over theinsulator 130 a; and aninsulator 130 c including aregion 131 c, aregion 132 c, and aregion 133 c, which is provided over thesemiconductor 130 b. In theinsulator 130 a, the resistances of theregions region 131 a is in contact with theregions semiconductor 130 b, the resistances of theregions region 131 b is in contact with theregions insulator 130 c, the resistances of theregions region 131 c is in contact with theregions regions region 131. Theregions region 132. Theregions region 133. - That is, the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c include theregion 132, theregion 133, and theregion 131. The impurity concentration is higher in theregions region 131, and the resistances of theregions region 131. Here, in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c, theregion 131 is a region excluding theregions - The
semiconductor 130 b is an oxide semiconductor containing indium, for example. Thesemiconductor 130 b can have high carrier mobility (electron mobility) by containing indium, for example. Thesemiconductor 130 b preferably contains an element M. The element M is preferably Ti, Ga, Y, Zr, La, Ce, Nd, Sn, or Hf. Note that two or more of the above elements may be used in combination as the element M The element M is an element having a high bonding energy with oxygen, for example. The element M is an element whose bonding energy with oxygen is higher than that of indium. The element M is an element that can increase the energy gap of the oxide semiconductor, for example. Furthermore, thesemiconductor 130 b preferably contains zinc. When the oxide semiconductor contains zinc, the oxide semiconductor is easily to be crystallized, for example. - Note that the
semiconductor 130 b is not limited to the oxide semiconductor containing indium. Thesemiconductor 130 b may be, for example, an oxide semiconductor that does not contain indium and contains zinc, an oxide semiconductor that does not contain indium and contains gallium, or an oxide semiconductor that does not contain indium and contains tin, e.g., a zinc tin oxide or a gallium tin oxide. - The
insulator 130 a and theinsulator 130 c include one or more elements, or two or more elements other than oxygen included in thesemiconductor 130 b. Since theinsulator 130 a and theinsulator 130 c each include one or more elements, or two or more elements other than oxygen included in thesemiconductor 130 b, a defect state is less likely to be formed at the interface between theinsulator 130 a and thesemiconductor 130 b and the interface between thesemiconductor 130 b and theinsulator 130 c. - The
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c preferably include at least indium. In the case of using an In-M-Zn oxide as theinsulator 130 a, when the summation of In and M is assumed to be 100 atomic %, the proportions of In and M are preferably set to be less than 50 atomic % and greater than 50 atomic %, respectively, further preferably less than 25 atomic % and greater than 75 atomic %, respectively. In the case of using an In-M-Zn oxide as thesemiconductor 130 b, when the summation of In and M is assumed to be 100 atomic %, the proportions of In and M are preferably set to be greater than 25 atomic % and less than 75 atomic %, respectively, further preferably greater than 34 atomic % and less than 66 atomic %, respectively. In the case of using an In-M-Zn oxide as theinsulator 130 c, when the summation of In and M is assumed to be 100 atomic %, the proportions of In and M are preferably set to be less than 50 atomic % and greater than 50 atomic %, respectively, further preferably less than 25 atomic % and greater than 75 atomic %, respectively. Note that theinsulator 130 a or theinsulator 130 c does not necessarily contain indium in some cases. For example, theinsulator 130 a or theinsulator 130 c may be gallium oxide. Note that the atomic ratios of the elements included in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c are not necessarily simple ratios of integers. - Typical examples of the atomic ratio of the metal elements of the target used for the
insulator 130 a or theinsulator 130 c are In:M:Zn=1:2:4, In:M:Zn=1:3:2, InM:Zn=1:3:4, InM:Zn=1:3:6, InM:Zn=1:3:8, In:M:Zn=1:4:3, InM:Zn=1:4:4, In:M:Zn=1:4:5, InM:Zn=1:4:6, InM:Zn=1:6:3, InM:Zn=1:6:4, InM:Zn=1:6:5, InM:Zn=1:6:6, InM:Zn=1:6:7, InM:Zn=1:6:8, and In:M:Zn=1:6:9. - In the case of deposition using a sputtering method, typical examples of the atomic ratio between the metal elements of a target that is used for the
semiconductor 130 b include In: M:Zn=1:1:1, In: M:Zn=1:1:1.2, In: M:Zn=2:1:1.5, In: M:Zn=2:1:2.3, In: M:Zn=2:1:3, In: M:Zn=3:1:2, and In: M:Zn=4:2:4.1. In particular, when a sputtering target with an atomic ratio of In to Ga and Zn of 4:2:4.1 is used, the atomic ratio of In to Ga and Zn in thesemiconductor 130 b may be 4:2:3 or in the neighborhood of 4:2:3. - An indium gallium oxide has a small electron affinity and a high oxygen-blocking property. Therefore, the
insulator 130 c preferably includes an indium gallium oxide. The gallium atomic ratio [Ga/(In+Ga)] is, for example, higher than or equal to 70%, preferably higher than or equal to 80%, and further preferably higher than or equal to 90%. - The
semiconductor 130 b is formed using, for example, an oxide with a wide energy gap. The energy gap of thesemiconductor 130 b is, for example, 2.5 eV or larger and 4.2 eV or smaller, preferably 2.8 eV or larger and 3.8 eV or smaller, and further preferably 3 eV or larger and 3.5 eV or smaller. Here, the energy gap of theinsulator 130 a is larger than that of thesemiconductor 130 b. The energy gap of theinsulator 130 c is larger than that of thesemiconductor 130 b. - As the
semiconductor 130 b, an oxide having an electron affinity larger than that of theinsulator 130 a or theinsulator 130 c is used. For example, as thesemiconductor 130 b, an oxide having an electron affinity larger than those of theinsulators insulator semiconductor 130 b is. - In this case, when a gate voltage is applied, a channel is formed not in the
insulator 130 a or theinsulator 130 c but in thesemiconductor 130 b having a larger electron affinity. - The
insulator 130 a and theinsulator 130 c are formed using a substance that can function as a conductor, a semiconductor, or an insulator when they are used alone. However, when the transistor is formed by stacking thesemiconductor 130 b, electrons flow in thesemiconductor 130 b, in the vicinity of an interface between thesemiconductor 130 b and theinsulator 130 a, and in the vicinity of an interface between thesemiconductor 130 b and theinsulator 130 c, and some regions of theinsulators insulators insulator 130 a and theinsulator 130 c are each referred to as an insulator is because they are closer to an insulator than thesemiconductor 130 b is in terms of their functions in a transistor, and the substance that can be used for thesemiconductor 130 b is used for theinsulator 130 a and theinsulator 130 c in some cases. - Here, in some cases, there is a mixed region of the
insulator 130 a and thesemiconductor 130 b between theinsulator 130 a and thesemiconductor 130 b. In addition, in some cases, there is a mixed region of theinsulator 130 c and thesemiconductor 130 b between theinsulator 130 c and thesemiconductor 130 b. The mixed region has a low density of defect states. For that reason, the stack including theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c has a band structure where energy is changed continuously at each interface and in the vicinity of the interface (continuous junction). Note that boundaries of theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c are not clear in some cases. - At this time, electrons move mainly in the
semiconductor 130 b, not in theinsulator 130 a and theinsulator 130 c. As described above, when the density of defect states at the interface between theinsulator 130 a and thesemiconductor 130 b and the density of defect states at the interface between thesemiconductor 130 b and theinsulator 130 c are decreased, electron movement in thesemiconductor 130 b is less likely to be inhibited and the on-state current of the transistor can be increased. - As factors in inhibiting electron movement are decreased, the on-state current of the transistor can be increased. For example, in the case where there is no factor of inhibiting electron movement, electrons are assumed to be moved efficiently. Electron movement is inhibited, for example, in the case where physical unevenness in a channel formation region is large.
- To increase the on-state current of the transistor, for example, root mean square (RMS) roughness with a measurement area of 1 μm×1 μm of the top surface or the bottom surface of the
semiconductor 130 b (a formation surface; here, a top surface of theinsulator 130 a) is less than 1 nm, preferably less than 0.6 nm, further preferably less than 0.5 nm, and still further preferably less than 0.4 nm. The average surface roughness (also referred to as Ra) with the measurement area of 1 μm×1 μm is less than 1 nm, preferably less than 0.6 nm, further preferably less than 0.5 nm, and still further preferably less than 0.4 nm. The maximum difference (P−V) with the measurement area of 1 μm×1 μm is less than 10 nm, preferably less than 9 nm, further preferably less than 8 nm, and still further preferably less than 7 nm. RMS roughness, Ra, and P−V can be measured using a scanning probe microscope SPA-500 manufactured by SII Nano Technology Inc. - The
insulators semiconductor 130 b where a channel is formed. Furthermore, a distance from the interface between the adjacent insulator and theinsulator 130 a to thesemiconductor 130 b in which a channel is formed is made large, whereby impurities can be prevented from being diffused into thesemiconductor 130 b where a channel is formed. - For example, silicon in the oxide semiconductor might serve as a carrier trap or a carrier generation source. Therefore, the silicon concentration of the
semiconductor 130 b is preferably as low as possible. For example, a region with a silicon concentration measured by secondary ion mass spectrometry (SIMS) of higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 1×1019 atoms/cm3, preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 5×1018 atoms/cm3, further preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 2×1018 atoms/cm3 is provided between thesemiconductor 130 b and theinsulator 130 a. A region with a silicon concentration measured by SIMS of higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 1×1019 atoms/cm3, preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 5×1018 atoms/cm3, and further preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 2×1018 atoms/cm3 is provided between thesemiconductor 130 b and theinsulator 130 c. - It is preferable to reduce the concentration of hydrogen in the
insulator 130 a and theinsulator 130 c in order to reduce the concentration of hydrogen in thesemiconductor 130 b. Theinsulator 130 a and theinsulator 130 c each include a region with a hydrogen concentration measured by SIMS of higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 2×1020 atoms/cm3, preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 5×1019 atoms/cm3, further preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 1×1019 atoms/cm3, and still further preferably higher than or equal to 1×1016 atoms/cm3 and lower than or equal to 5×1018 atoms/cm3. It is preferable to reduce the concentration of nitrogen in theinsulator 130 a and theinsulator 130 c in order to reduce the concentration of nitrogen in thesemiconductor 130 b. Theinsulator 130 a and theinsulator 130 c each include a region with a nitrogen concentration measured by SIMS of higher than or equal to 1×1015 atoms/cm3 and lower than or equal to 5×1019 atoms/cm3, preferably higher than or equal to 1×1015 atoms/cm3 and lower than or equal to 5×1018 atoms/cm3, further preferably higher than or equal to 1×1015 atoms/cm3 and lower than or equal to 1×1018 atoms/cm3, and still further preferably higher than or equal to 1×1015 atoms/cm3 and lower than or equal to 5×1017 atoms/cm3. - Each of the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c described in this embodiment, especially, thesemiconductor 130 b, is an oxide semiconductor with a low impurity concentration and a low density of defect states (a small number of oxygen vacancies) and thus can be referred to as a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor. A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has few carrier generation sources, and thus has a low carrier density. Thus, a transistor in which a channel region is formed in the oxide semiconductor rarely has a negative threshold voltage (is rarely normally on). A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has a low density of defect states and accordingly has a low density of trap states in some cases. Furthermore, the highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has an extremely low off-state current; even when an element has a channel width W of 1×106 μm and a channel length L of 10 μm, the off-state current can be less than or equal to the measurement limit of a semiconductor parameter analyzer, that is, less than or equal to 1×10−13 A, at a voltage (drain voltage) between a source electrode and a drain electrode of from 1 V to 10 V. - Accordingly, the transistor in which the channel region is formed in the highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor can have a small variation in electrical characteristics and high reliability. Charges trapped by the trap states in the oxide semiconductor take a long time to be released and may behave like fixed charges. Thus, the transistor whose channel region is formed in the oxide semiconductor having a high density of trap states has unstable electrical characteristics in some cases. As examples of the impurities, hydrogen, nitrogen, alkali metal, alkaline earth metal, and the like are given.
- Hydrogen contained in the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c reacts with oxygen bonded to a metal atom to be water, and in addition, an oxygen vacancy is formed in a lattice from which oxygen is released (or a portion from which oxygen is released). Due to entry of hydrogen into the oxygen vacancy, an electron serving as a carrier is generated. Furthermore, in some cases, bonding of part of hydrogen to oxygen bonded to a metal atom causes generation of an electron serving as a carrier. Hydrogen trapped by an oxygen vacancy might form a shallow donor level in a band structure of a semiconductor. Thus, a transistor including an oxide semiconductor which contains hydrogen is likely to be normally on. Accordingly, the amount of hydrogen included in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c is preferably as small as possible. Specifically, the hydrogen concentration of theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c, which is measured by SIMS, is lower than or equal to 2×1020 atoms/cm3, preferably lower than or equal to 5×1019 atoms/cm3, further preferably lower than or equal to 1×1019 atoms/cm3, still further preferably lower than or equal to 5×1018 atoms/cm3, yet further preferably lower than or equal to 1×1018 atoms/cm3, even further preferably lower than or equal to 5×1017 atoms/cm3, and further preferably lower than or equal to 1×1016 atoms/cm3. - When the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c contain silicon or carbon, which is one of elements belonging toGroup 14, oxygen vacancies in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c are increased, which makes theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c n-type. Thus, the concentration of silicon or carbon (the concentration is measured by SIMS) in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c, or the concentration of silicon or carbon (the concentration is measured by SIMS) in the vicinity of interfaces with theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c is set to be lower than or equal to 2×1018 atoms/cm3, preferably lower than or equal to 2×1017 atoms/cm3. - In addition, the concentration of alkali metal or alkaline earth metal in the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c, which is measured by SIMS, is lower than or equal to 1×1018 atoms/cm3, preferably lower than or equal to 2×1016 atoms/cm3. Alkali metal and alkaline earth metal might generate carriers when bonded to an oxide semiconductor, in which case the off-state current of the transistor might be increased. Thus, it is preferable to reduce the concentration of alkali metal or alkaline earth metal in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c. - Furthermore, when containing nitrogen, the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c easily become n-type by generation of electrons serving as carriers and an increase of carrier density. Thus, a transistor including an oxide semiconductor film which contains nitrogen is likely to have normally-on characteristics. For this reason, nitrogen in the oxide semiconductor film is preferably reduced as much as possible. The nitrogen concentration measured by SIMS is, for example, lower than 5×1019 atoms/cm3, preferably lower than or equal to 5×1018 atoms/cm3, further preferably lower than or equal to 1×1018 atoms/cm3, and still further preferably lower than or equal to 5×1017 atoms/cm3. - As described above, the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c described in this embodiment are each an oxide having a low impurity concentration and a low density of defect states (a small number of oxygen vacancies), and thus have a low carrier density. Therefore, the contact resistance with thewiring 140 a or thewiring 140 b is likely to be high. In view of this, in thetransistor 100 in this embodiment, thewirings insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c through theregions oxide 130, leading to a reduction in contact resistance. - Note that the above three-layer structure including the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c is just an example. For example, a two-layer structure not including theinsulator 130 a or theinsulator 130 c may be employed. Alternatively, a single-layer structure not including theinsulators insulators semiconductor 130 b may be employed. - In the
transistor 100 illustrated inFIGS. 16A to 16C , a channel formation region is mainly formed in theregion 131 b. An insulator containing oxygen is preferably used as theinsulator 150 in contact with theregion 131 b. Furthermore, when an insulator having a high barrier property is used as theinsulator 120, the transistor can have higher reliability. - As illustrated in
FIGS. 17A to 17C , theconductor 170 may be larger than theoxide 130, in which case coverage with films formed over theconductor 170 can be improved. - When the
conductor 170 is embedded in theinsulator 110 as illustrated inFIGS. 18A to 18C , coverage with films formed over theconductor 170 can be further improved. In thetransistor 100 illustrated inFIGS. 18A to 18C , a channel formation region is mainly formed in theregion 131 b. An insulator containing oxygen is preferably used as theinsulator 190 in contact with theregion 131 b. In addition, when an insulator having a high barrier property is used as each of theinsulators -
FIGS. 19A to 19C ,FIGS. 20A to 20C ,FIGS. 21A to 21C , andFIGS. 22A to 22C illustrate modification examples of thetransistor 100.FIG. 19A ,FIG. 20A ,FIG. 21A , andFIG. 22A are each a top view of thetransistor 100. Note that some films are omitted inFIG. 19A ,FIG. 20A ,FIG. 21A , andFIG. 22A for simplicity.FIG. 19B ,FIG. 20B ,FIG. 21B , andFIG. 22B are cross-sectional views taken along dashed-dotted lines X1-X2 inFIG. 19A ,FIG. 20A ,FIG. 21A , andFIG. 22A , respectively.FIG. 19C ,FIG. 20C ,FIG. 21C , andFIG. 22C are cross-sectional views taken along dashed-dotted lines Y1-Y2 inFIG. 19A ,FIG. 20A ,FIG. 21A , andFIG. 22A , respectively. - Note that in the
transistor 100 in each ofFIGS. 19A to 19C ,FIGS. 20A to 20C ,FIGS. 21A to 21C , andFIGS. 22A to 22C , components having the same function as the components in thetransistor 100 inFIGS. 1A to 1C are denoted by the same reference numerals. Accordingly, thetransistor 100 formed over thesubstrate 101 includes theconductors oxide 130 including theregion 131 where a channel is formed, theregion 132 serving as one of a source region and a drain region, and theregion 133 serving as the other of the source region and the drain region; theinsulators region 132, theregion 133, and theconductor 160 are electrically connected to thewiring 140 a, thewiring 140 b, and thewiring 140 c, respectively. - In the
transistor 100 illustrated in each ofFIGS. 19A to 19C ,FIGS. 20A to 20C ,FIGS. 21A to 21C , andFIGS. 22A to 22C , theoxide 130 includes aninsulator 130 a including aregion 131 a, aregion 132 a, and aregion 133 a; asemiconductor 130 b including aregion 131 b, aregion 132 b, and aregion 133 b, which is provided over theinsulator 130 a; and aninsulator 130 c including aregion 131 c, aregion 132 c, and aregion 133 c, which is provided over thesemiconductor 130 b. In theinsulator 130 a, the resistances of theregions region 131 a is in contact with theregions semiconductor 130 b, the resistances of theregions region 131 b is in contact with theregions insulator 130 c, the resistances of theregions region 131 c is in contact with theregions regions region 131. Theregions region 132. Theregions region 133. - That is, the
insulator 130 a, thesemiconductor 130 b, and theinsulator 130 c include theregion 132, theregion 133, and theregion 131. The impurity concentration is higher in theregions region 131, and the resistances of theregions region 131. Here, in theinsulator 130 a, thesemiconductor 130 b, and theinsulator 130 c, theregion 131 is a region excluding theregions - As illustrated in each of
FIGS. 19A to 19C ,FIGS. 20A to 20C ,FIGS. 21A to 21C , andFIGS. 22A to 22C , in thetransistor 100, thesemiconductor 130 b is surrounded by theinsulators semiconductor 130 b, in particular, a vicinity of the end portion of the side surface in a channel width direction, is in contact with theinsulators semiconductor 130 b, continuous junction is formed between thesemiconductor 130 b and theinsulator 130 a or between thesemiconductor 130 b and theinsulator 130 c, leading to a lower density of defect states. Accordingly, even when on-state current flows easily due to an s-channel structure, leakage current at the end portion of the side surface of thesemiconductor 130 b in the channel width direction is suppressed, whereby the transistor can have stable electric characteristics. - As illustrated in
FIGS. 19A to 19C , a bottom surface of theinsulator 130 c may be formed in contact with a top surface of theinsulator 130 a. As illustrated inFIGS. 20A to 20C , the bottom surface of theinsulator 130 c may be formed in contact with theinsulator 120. Note that as illustrated inFIGS. 20A to 20C , theconductor 170 may be larger than theoxide 130, in which case coverage with films formed over theconductor 170 can be improved. - When the
conductor 170 is embedded in theinsulator 110 as illustrated inFIGS. 21A to 21C , coverage with a film formed above theconductor 170 can be further improved. - As illustrated in
FIGS. 22A to 22C , it is preferable to form an opening in theinsulator 110 and to form part of thetransistor 100 in the opening. With this structure, a plurality of transistors can be formed with little variation. - The above-described structure makes it possible to provide a transistor with stable electric characteristics. A transistor having a low leakage current in an off state can be provided. A transistor having high on-state current can be provided. A transistor having normally-off electrical characteristics can be provided. A transistor having a small subthreshold swing value can be provided. A transistor having high reliability can be provided.
- As described above, since the amount of on-state current is large and the amount of off-state current is small, the transistor can have favorable driving characteristics. Furthermore, low power consumption can be realized. Even when the channel length becomes short with miniaturization of a transistor, a transistor with highly stable electrical characteristics can be provided. That is, it is presumed that a short-channel effect can be suppressed, miniaturization can be achieved, and the integration degree of transistors can be increased, whereby a variety of small-sized electronic devices can be further downsized. In addition, a miniaturized transistor having highly stable electrical characteristics can be provided.
- In
Embodiment 1, one embodiment of the present invention has been described. Other embodiments of the present invention are described inEmbodiments 2 to 7. Note that one embodiment of the present invention is not limited thereto. That is, since various embodiments of the present invention are disclosed inEmbodiment 1 andEmbodiments 2 to 7, one embodiment of the present invention is not limited to a specific embodiment. For example, an example in which a channel formation region, source and drain regions, and the like of atransistor 100 include an oxide semiconductor is described as one embodiment of the present invention; however, one embodiment of the present invention is not limited to this example Depending on circumstances or conditions, various semiconductors may be included in a channel formation region, source and drain regions, and the like of thetransistor 100, or the like of one embodiment of the present invention. Depending on circumstances or conditions, for example, the channel formation regions, the source and drain regions, and the like of thetransistor 100 may include at least one of silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, an organic semiconductor, and the like. Alternatively, depending on circumstances or conditions, the channel formation regions, the source and drain regions, and the like of thetransistor 100 in one embodiment of the present invention do not necessarily include an oxide semiconductor. - Structures of an oxide semiconductor will be described below.
- An oxide semiconductor is classified into a single crystal oxide semiconductor and a non-single-crystal oxide semiconductor. Examples of a non-single-crystal oxide semiconductor include a c-axis aligned crystalline oxide semiconductor (CAAC-OS), a polycrystalline oxide semiconductor, a nanocrystalline oxide semiconductor (nc-OS), an amorphous-like oxide semiconductor (a-like OS), and an amorphous oxide semiconductor.
- From another perspective, an oxide semiconductor is classified into an amorphous oxide semiconductor and a crystalline oxide semiconductor. Examples of a crystalline oxide semiconductor include a single crystal oxide semiconductor, a CAAC-OS, a polycrystalline oxide semiconductor, and an nc-OS.
- It is known that an amorphous structure is generally defined as being metastable and unfixed, and being isotropic and having no non-uniform structure. In other words, an amorphous structure has a flexible bond angle and a short-range order but does not have a long-range order.
- This means that an inherently stable oxide semiconductor cannot be regarded as a completely amorphous oxide semiconductor. Moreover, an oxide semiconductor that is not isotropic (e.g., an oxide semiconductor that has a periodic structure in a microscopic region) cannot be regarded as a completely amorphous oxide semiconductor. Note that an a-like OS has a periodic structure in a microscopic region, but at the same time has a void and has an unstable structure. For this reason, an a-like OS has physical properties similar to those of an amorphous oxide semiconductor.
- First, a CAAC-OS is described.
- A CAAC-OS is one of oxide semiconductors having a plurality of c-axis aligned crystal parts (also referred to as pellets).
- In a combined analysis image (also referred to as a high-resolution TEM image) of a bright-field image and a diffraction pattern of a CAAC-OS, which is obtained using a transmission electron microscope (TEM), a plurality of pellets can be observed. However, in the high-resolution TEM image, a boundary between pellets, that is, a grain boundary is not clearly observed. Thus, in the CAAC-OS, a reduction in electron mobility due to the grain boundary is less likely to occur.
- The CAAC-OS observed with a TEM is described below.
FIG. 23A shows a high-resolution TEM image of a cross section of the CAAC-OS, which is observed from a direction substantially parallel to the sample surface. The high-resolution TEM image is obtained with a spherical aberration corrector function. The high-resolution TEM image obtained with a spherical aberration corrector function is particularly referred to as a Cs-corrected high-resolution TEM image. Note that the Cs-corrected high-resolution TEM image can be obtained with, for example, an atomic resolution analytical electron microscope JEM-ARM200F manufactured by JEOL Ltd. -
FIG. 23B is an enlarged Cs-corrected high-resolution TEM image of a region (1) inFIG. 23A .FIG. 23B shows that metal atoms are arranged in a layered manner in a pellet. Each metal atom layer has a configuration reflecting unevenness of a surface over which the CAAC-OS is formed (hereinafter, the surface is referred to as a formation surface) or a top surface of the CAAC-OS, and is arranged parallel to the formation surface or the top surface of the CAAC-OS. - As shown in
FIG. 23B , the CAAC-OS has a characteristic atomic arrangement. The characteristic atomic arrangement is denoted by an auxiliary line inFIG. 23C .FIGS. 23B and 23C prove that the size of a pellet is greater than or equal to 1 nm or greater than or equal to 3 nm, and the space between the pellets caused by the tilt is approximately 0.8 nm. Therefore, the pellet can also be referred to as a nanocrystal (nc). Furthermore, the CAAC-OS can also be referred to as an oxide semiconductor including c-axis aligned nanocrystals (CANC). - Here, according to the Cs-corrected high-resolution TEM images, the schematic arrangement of
pellets 5100 of a CAAC-OS over asubstrate 5120 is illustrated by such a structure in which bricks or blocks are stacked (seeFIG. 23D ). The part in which the pellets are tilted as observed inFIG. 10C corresponds to aregion 5161 shown inFIG. 23D . -
FIG. 24A shows a Cs-corrected high-resolution TEM image of a plane of the CAAC-OS observed from a direction substantially perpendicular to the sample surface.FIGS. 24B, 24C, and 24D are enlarged Cs-corrected high-resolution TEM images of regions (1), (2), and (3) inFIG. 24A , respectively.FIGS. 24B, 24C, and 24D indicate that metal atoms are arranged in a triangular, quadrangular, or hexagonal configuration in a pellet. However, there is no regularity of arrangement of metal atoms between different pellets. - Next, a CAAC-OS analyzed by X-ray diffraction (XRD) is described. For example, when the structure of a CAAC-OS including an InGaZnO4 crystal is analyzed by an out-of-plane method, a peak appears at a diffraction angle (2θ) of around 31° as shown in
FIG. 25A . This peak is derived from the (009) plane of the InGaZnO4 crystal, which indicates that crystals in the CAAC-OS have c-axis alignment, and that the c-axes are aligned in a direction substantially perpendicular to the formation surface or the top surface of the CAAC-OS. - Note that in structural analysis of the CAAC-OS by an out-of-plane method, another peak may appear when 2θ is around 36°, in addition to the peak at 2θ of around 31°. The peak of 2θ at around 36° indicates that a crystal having no c-axis alignment is included in part of the CAAC-OS. It is preferable that in the CAAC-OS analyzed by an out-of-plane method, a peak appear when 2θ is around 31° and that a peak not appear when 2θ is around 36°.
- On the other hand, in structural analysis of the CAAC-OS by an in-plane method in which an X-ray is incident on a sample in a direction substantially perpendicular to the c-axis, a peak appears when 2θ is around 56°. This peak is derived from the (110) plane of the InGaZnO4 crystal. In the case of the CAAC-OS, when analysis (ϕ scan) is performed with 2θ fixed at around 56° and with the sample rotated using a normal vector of the sample surface as an axis (ϕ axis), as shown in
FIG. 25B , a peak is not clearly observed. In contrast, in the case of a single crystal oxide semiconductor of InGaZnO4, when ϕ scan is performed with 2θ fixed at around 56°, as shown inFIG. 25C , six peaks which are assigned to crystal planes equivalent to the (110) plane are observed. Accordingly, the structural analysis using XRD shows that the directions of a-axes and b-axes are irregularly oriented in the CAAC-OS. - Next, a CAAC-OS analyzed by electron diffraction is described. For example, when an electron beam with a probe diameter of 300 nm is incident on a CAAC-OS including an InGaZnO4 crystal in a direction parallel to the sample surface, a diffraction pattern (also referred to as a selected-area transmission electron diffraction pattern) shown in
FIG. 26A can be obtained. In this diffraction pattern, spots derived from the (009) plane of an InGaZnO4 crystal are included. Thus, the electron diffraction also indicates that pellets included in the CAAC-OS have c-axis alignment and that the c-axes are aligned in a direction substantially perpendicular to the formation surface or the top surface of the CAAC-OS. Meanwhile,FIG. 26B shows a diffraction pattern obtained in such a manner that an electron beam with a probe diameter of 300 nm is incident on the same sample in a direction perpendicular to the sample surface. As shown inFIG. 26B , a ring-like diffraction pattern is observed. Thus, the electron diffraction also indicates that the a-axes and b-axes of the pellets included in the CAAC-OS do not have regular alignment. The first ring inFIG. 26B is considered to be derived from the (010) plane, the (100) plane, and the like of the InGaZnO4 crystal. The second ring inFIG. 26B is considered to be derived from the (110) plane and the like. - As described above, the CAAC-OS is an oxide semiconductor with high crystallinity. Entry of impurities, formation of defects, or the like might decrease the crystallinity of an oxide semiconductor. This means that the CAAC-OS has negligible amounts of impurities and defects (e.g., oxygen vacancies).
- Note that the impurity means an element other than the main components of the oxide semiconductor, such as hydrogen, carbon, silicon, or a transition metal element. For example, an element (specifically, silicon or the like) having higher strength of bonding to oxygen than a metal element included in an oxide semiconductor extracts oxygen from the oxide semiconductor, which results in disorder of the atomic arrangement and reduced crystallinity of the oxide semiconductor. A heavy metal such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (or molecular radius), and thus disturbs the atomic arrangement of the oxide semiconductor and decreases crystallinity.
- The characteristics of an oxide semiconductor having impurities or defects might be changed by light, heat, or the like. Impurities contained in the oxide semiconductor might serve as carrier traps or carrier generation sources, for example. Furthermore, oxygen vacancies in the oxide semiconductor might serve as carrier traps or serve as carrier generation sources when hydrogen is captured therein.
- The CAAC-OS having small amounts of impurities and oxygen vacancies is an oxide semiconductor with low carrier density. Specifically, an oxide semiconductor with a carrier density of lower than 8×1011/cm3, preferably lower than 1×1011/cm3, further preferably lower than 1×1010/cm3, and higher than or equal to 1×10−9/cm3 can be used. Such an oxide semiconductor is referred to as a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor. A CAAC-OS has a low impurity concentration and a low density of defect states. Thus, the CAAC-OS can be referred to as an oxide semiconductor having stable characteristics.
- Next, an nc-OS is described.
- An nc-OS has a region in which a crystal part is observed and a region in which a crystal part is not clearly observed in a high-resolution TEM image. In most cases, the size of a crystal part included in the nc-OS is greater than or equal to 1 nm and less than or equal to 10 nm, or greater than or equal to 1 nm and less than or equal to 3 nm. An oxide semiconductor including a crystal part whose size is greater than 10 nm and less than or equal to 100 nm can be referred to as a microcrystalline oxide semiconductor. In a high-resolution TEM image of the nc-OS, for example, a grain boundary is not clearly observed in some cases. Note that there is a possibility that the origin of the nanocrystal is the same as that of a pellet in a CAAC-OS. Therefore, a crystal part of the nc-OS may be referred to as a pellet in the following description.
- In the nc-OS, a microscopic region (for example, a region with a size greater than or equal to 1 nm and less than or equal to 10 nm, in particular, a region with a size greater than or equal to 1 nm and less than or equal to 3 nm) has a periodic atomic arrangement. There is no regularity of crystal orientation between different pellets in the nc-OS. Thus, the orientation of the whole film is not observed. Accordingly, the nc-OS cannot be distinguished from an a-like OS or an amorphous oxide semiconductor, depending on an analysis method. For example, when the nc-OS is analyzed by an out-of-plane method using an X-ray beam having a diameter larger than the size of a pellet, a peak which shows a crystal plane cannot be detected. Furthermore, a diffraction pattern like a halo pattern is observed when the nc-OS is subjected to electron diffraction using an electron beam with a probe diameter (e.g., 50 nm or larger) that is larger than the size of a pellet. Meanwhile, spots appear in a nanobeam electron diffraction pattern of the nc-OS when an electron beam having a probe diameter close to or smaller than the size of a pellet is applied. Moreover, in a nanobeam electron diffraction pattern of the nc-OS, regions with high luminance in a circular (ring) pattern are shown in some cases. Also in a nanobeam electron diffraction pattern of the nc-OS, a plurality of spots is shown in a ring-like region in some cases.
- Since there is no regularity of crystal orientation between the pellets (nanocrystals) as mentioned above, the nc-OS can also be referred to as an oxide semiconductor including random aligned nanocrystals (RANC) or an oxide semiconductor including non-aligned nanocrystals (NANC).
- The nc-OS is an oxide semiconductor that has high regularity as compared with an amorphous oxide semiconductor. Therefore, the nc-OS is likely to have a lower density of defect states than an a-like OS and an amorphous oxide semiconductor. Note that there is no regularity of crystal orientation between different pellets in the nc-OS. Therefore, the nc-OS has a higher density of defect states than the CAAC-OS.
- An a-like OS has a structure intermediate between those of the nc-OS and the amorphous oxide semiconductor.
- In a high-resolution TEM image of the a-like OS, a void may be observed. Furthermore, in the high-resolution TEM image, there are a region where a crystal part is clearly observed and a region where a crystal part is not observed.
- The a-like OS has an unstable structure because it contains a void. To verify that an a-like OS has an unstable structure as compared with a CAAC-OS and an nc-OS, a change in structure caused by electron irradiation is described below.
- An a-like OS (sample A), an nc-OS (sample B), and a CAAC-OS (sample C) are prepared as samples subjected to electron irradiation. Each of the samples is an In—Ga—Zn oxide.
- First, a high-resolution cross-sectional TEM image of each sample is obtained. The high-resolution cross-sectional TEM images show that all the samples have crystal parts.
- Note that which part is regarded as a crystal part is determined as follows. It is known that a unit cell of the InGaZnO4 crystal has a structure in which nine layers including three In—O layers and six Ga—Zn—O layers are stacked in the c-axis direction. The distance between the adjacent layers is equivalent to the lattice spacing on the (009) plane (also referred to as d value). The value is calculated to be 0.29 nm from crystal structural analysis. Accordingly, a portion where the lattice spacing between lattice fringes is greater than or equal to 0.28 nm and less than or equal to 0.30 nm is regarded as a crystal part of InGaZnO4. Each of lattice fringes corresponds to the a-b plane of the InGaZnO4 crystal.
-
FIG. 27 shows change in the average size of crystal parts (at 22 points to 45 points) in each sample. Note that the crystal part size corresponds to the length of a lattice fringe.FIG. 27 indicates that the crystal part size in the a-like OS increases with an increase in the cumulative electron dose. Specifically, as shown by (1) inFIG. 27 , a crystal part of approximately 1.2 nm (also referred to as an initial nucleus) at the start of TEM observation grows to a size of approximately 2.6 nm at a cumulative electron dose of 4.2×108 e−nm2. In contrast, the crystal part size in the nc-OS and the CAAC-OS shows little change from the start of electron irradiation to a cumulative electron dose of 4.2×108 e−/nm2. Specifically, as shown by (2) and (3) inFIG. 14 , the average crystal sizes in an nc-OS and a CAAC-OS are approximately 1.4 nm and approximately 2.1 nm, respectively, regardless of the cumulative electron dose. - In this manner, growth of the crystal part in the a-like OS is induced by electron irradiation. In contrast, in the nc-OS and the CAAC-OS, growth of the crystal part is hardly induced by electron irradiation. Therefore, the a-like OS has an unstable structure as compared with the nc-OS and the CAAC-OS.
- The a-like OS has a lower density than the nc-OS and the CAAC-OS because it contains a void. Specifically, the density of the a-like OS is higher than or equal to 78.6% and lower than 92.3% of the density of the single crystal oxide semiconductor having the same composition. The density of each of the nc-OS and the CAAC-OS is higher than or equal to 92.3% and lower than 100% of the density of the single crystal oxide semiconductor having the same composition. Note that it is difficult to deposit an oxide semiconductor having a density of lower than 78% of the density of the single crystal oxide semiconductor.
- For example, in the case of an oxide semiconductor having an atomic ratio of In:Ga:Zn=1:1:1, the density of single crystal InGaZnO4 with a rhombohedral crystal structure is 6.357 g/cm3. Accordingly, in the case of the oxide semiconductor having an atomic ratio of In:Ga:Zn=1:1:1, the density of the a-like OS is higher than or equal to 5.0 g/cm3 and lower than 5.9 g/cm3. For example, in the case of the oxide semiconductor having an atomic ratio of In:Ga:Zn=1:1:1, the density of each of the nc-OS and the CAAC-OS is higher than or equal to 5.9 g/cm3 and lower than 6.3 g/cm3.
- Note that single crystals with the same composition do not exist in some cases. In that case, single crystal oxide semiconductors with different compositions are combined at an adequate ratio, which makes it possible to calculate density equivalent to that of a single crystal oxide semiconductor with the desired composition. The density of a single crystal oxide semiconductor having the desired composition can be calculated using a weighted average according to the combination ratio of the single crystal oxide semiconductors with different compositions. Note that it is preferable to use as few kinds of single crystal oxide semiconductors as possible to calculate the density.
- As described above, oxide semiconductors have various structures and various properties. Note that an oxide semiconductor may be a stacked layer including two or more of an amorphous oxide semiconductor, an a-like OS, an nc-OS, and a CAAC-OS, for example.
- In this embodiment, an example of a circuit of a semiconductor device including a transistor or the like of one embodiment of the present invention is described.
- A circuit diagram in
FIG. 28A shows a configuration of a so-called CMOS inverter in which a p-channel transistor 2200 and an n-channel transistor 2100 are connected to each other in series and in which gates of them are connected to each other. -
FIG. 29 is a cross-sectional view of the semiconductor device ofFIG. 28A . The semiconductor device shown inFIG. 29 includes thetransistor 2200 and thetransistor 2100. Thetransistor 2100 is placed above thetransistor 2200. Any of the transistors described in the above embodiments can be used as thetransistor 2100. Therefore, the description regarding the above-mentioned transistors is referred to for thetransistor 2100 as appropriate. - The
transistor 2200 shown inFIG. 29 is a transistor using asemiconductor substrate 450. Thetransistor 2200 includes aregion 472 a in thesemiconductor substrate 450, aregion 472 b in thesemiconductor substrate 450, aninsulator 462, and aconductor 454. - In the
transistor 2200, theregions insulator 462 has a function of a gate insulator. Theconductor 454 has a function of a gate electrode. Thus, the resistance of a channel formation region can be controlled by a potential applied to theconductor 454. In other words, conduction or non-conduction between theregion 472 a and theregion 472 b can be controlled by the potential applied to theconductor 454. - For the
semiconductor substrate 450, a single-material semiconductor substrate formed using silicon, germanium, or the like or a semiconductor substrate formed using silicon carbide, silicon germanium, gallium arsenide, indium phosphide, zinc oxide, gallium oxide, or the like may be used, for example. A single crystal silicon substrate is preferably used as thesemiconductor substrate 450. - For the
semiconductor substrate 450, a semiconductor substrate including impurities imparting n-type conductivity is used. However, a semiconductor substrate including impurities imparting p-type conductivity may be used as thesemiconductor substrate 450. In that case, a well including impurities imparting the n-type conductivity may be provided in a region where thetransistor 2200 is formed. Alternatively, thesemiconductor substrate 450 may be an i-type semiconductor substrate. - A top surface of the
semiconductor substrate 450 preferably has a (110) plane. Thus, on-state characteristics of thetransistor 2200 can be improved. - The
regions transistor 2200 has a structure of a p-channel transistor. - Note that the
transistor 2200 is apart from an adjacent transistor by aregion 460 and the like. Theregion 460 is an insulating region. - The semiconductor device shown in
FIG. 29 includes aninsulator 464, aninsulator 466, aninsulator 468, aconductor 480 a, aconductor 480 b, aconductor 480 c, aconductor 478 a, aconductor 478 b, aconductor 478 c, aconductor 476 a, aconductor 476 b, aconductor 474 a, aconductor 474 b, aconductor 474 c, aconductor 496 a, aconductor 496 b, aconductor 496 c, aconductor 496 d, aconductor 498 a, aconductor 498 b, aconductor 498 c, aninsulator 489, aninsulator 490, an insulator 492, aninsulator 493, aninsulator 494, and aninsulator 495. - The
insulator 464 is placed over thetransistor 2200. Theinsulator 466 is placed over theinsulator 464. Theinsulator 468 is placed over theinsulator 466. Theinsulator 489 is placed over theinsulator 468. Thetransistor 2100 is placed over theinsulator 489. Theinsulator 493 is placed over thetransistor 2100. Theinsulator 494 is placed over theinsulator 493. - The
insulator 464 includes an opening reaching theregion 472 a, an opening reaching theregion 472 b, and an opening reaching theconductor 454. In the openings, theconductor 480 a, theconductor 480 b, and theconductor 480 c are embedded. - The
insulator 466 includes an opening reaching theconductor 480 a, an opening reaching theconductor 480 b, and an opening reaching theconductor 480 c. In the openings, theconductor 478 a, theconductor 478 b, and theconductor 478 c are embedded. - The
insulator 468 includes an opening reaching theconductor 478 b and an opening reaching theconductor 478 c. In the openings, theconductor 476 a and theconductor 476 b are embedded. - The
insulator 489 includes an opening overlapping with a channel formation region of thetransistor 2100, an opening reaching theconductor 476 a, and an opening reaching theconductor 476 b. In the openings, theconductor 474 a, theconductor 474 b, and theconductor 474 c are embedded. - The
conductor 474 a may have a function of a gate electrode of thetransistor 2100. The electrical characteristics of thetransistor 2100, such as the threshold voltage, may be controlled by application of a predetermined potential to theconductor 474 a, for example. Theconductor 474 a may be electrically connected to theconductor 504 having a function of the gate electrode of thetransistor 2100, for example In that case, on-state current of thetransistor 2100 can be increased. Furthermore, a punch-through phenomenon can be suppressed; thus, the electrical characteristics of thetransistor 2100 in a saturation region can be stable. Note that theconductor 474 a corresponds to theconductor 160 in the above embodiment and thus, the description of theconductor 160 can be referred to for details about theconductor 474 a. - The
insulator 490 includes an opening reaching theconductor 474 b and an opening reaching theconductor 474 c. Note that theinsulator 490 corresponds to theinsulator 120 in the above embodiment and thus, the description of theinsulator 120 can be referred to for details about theinsulator 490. - The
insulator 495 includes an opening reaching theconductor 474 b through aregion 507 b that is one of a source and a drain of thetransistor 2100, an opening reaching aregion 507 a that is the other of the source and the drain of thetransistor 2100, an opening reaching theconductor 504 that is the gate electrode of thetransistor 2100, and an opening reaching theconductor 474 c. Note that theinsulator 495 corresponds to theinsulator 150 in the above embodiment and thus, the description of theinsulator 150 can be referred to for details about theinsulator 495. - The
insulator 493 includes an opening reaching theconductor 474 b through theregion 507 b that is the one of the source and the drain of thetransistor 2100, an opening reaching theregion 507 a that is the other of the source and the drain of thetransistor 2100, an opening reaching theconductor 504 that is the gate electrode of thetransistor 2100, and an opening reaching theconductor 474 c. In the openings, theconductor 496 a, theconductor 496 b, theconductor 496 c, and theconductor 496 d are embedded. Note that in some cases, an opening provided in a component of thetransistor 2100 or the like is positioned between openings provided in other components. - The
insulator 494 includes an opening reaching theconductor 496 a, an opening reaching theconductor 496 b and theconductor 496 d, and an opening reaching theconductor 496 c. In the openings, theconductor 498 a, theconductor 498 b, and theconductor 498 c are embedded. - The
insulators - The insulator that has a function of blocking oxygen and impurities such as hydrogen is preferably included in at least one of the
insulators transistor 2100, the electrical characteristics of thetransistor 2100 can be stable. - An insulator with a function of blocking oxygen and impurities such as hydrogen may be formed to have a single-layer structure or a stacked-layer structure including an insulator containing, for example, boron, carbon, nitrogen, oxygen, fluorine, magnesium, aluminum, silicon, phosphorus, chlorine, argon, gallium, germanium, yttrium, zirconium, lanthanum, neodymium, hafnium, or tantalum.
- Each of the
conductor 480 a, theconductor 480 b, theconductor 480 c, theconductor 478 a, theconductor 478 b, theconductor 478 c, theconductor 476 a, theconductor 476 b, theconductor 474 a, theconductor 474 b, theconductor 474 c, theconductor 496 a, theconductor 496 b, theconductor 496 c, theconductor 496 d, theconductor 498 a, theconductor 498 b, and theconductor 498 c may be formed to have, for example, a single-layer structure or a stacked-layer structure including a conductor containing one or more kinds selected from boron, nitrogen, oxygen, fluorine, silicon, phosphorus, aluminum, titanium, chromium, manganese, cobalt, nickel, copper, zinc, gallium, yttrium, zirconium, molybdenum, ruthenium, silver, indium, tin, tantalum, and tungsten. An alloy or a compound containing the above element may be used, for example, and a conductor containing aluminum, a conductor containing copper and titanium, a conductor containing copper and manganese, a conductor containing indium, tin, and oxygen, a conductor containing titanium and nitrogen, or the like may be used. - Note that a semiconductor device in
FIG. 30 is the same as the semiconductor device inFIG. 29 except the structure of thetransistor 2200. Therefore, the description of the semiconductor device inFIG. 29 is referred to for the semiconductor device inFIG. 30 . In the semiconductor device inFIG. 30 , thetransistor 2200 is a Fin-type transistor. The effective channel width is increased in the Fin-type transistor 2200, whereby the on-state characteristics of thetransistor 2200 can be improved. In addition, since contribution of the electric field of the gate electrode can be increased, the off-state characteristics of thetransistor 2200 can be improved. - Note that a semiconductor device in
FIG. 31 is the same as the semiconductor device inFIG. 29 except the structure of thetransistor 2200. Therefore, the description of the semiconductor device inFIG. 29 is referred to for the semiconductor device inFIG. 31 . Specifically, in the semiconductor device inFIG. 31 , thetransistor 2200 is formed in thesemiconductor substrate 450 that is an SOI substrate. In the structure inFIG. 31 , aregion 456 is apart from thesemiconductor substrate 450 with aninsulator 452 provided therebetween. Since the SOI substrate is used as thesemiconductor substrate 450, a punch-through phenomenon and the like can be suppressed; thus, the off-state characteristics of thetransistor 2200 can be improved. Note that theinsulator 452 can be formed by turning thesemiconductor substrate 450 into an insulator. For example, silicon oxide can be used as theinsulator 452. - In each of the semiconductor devices shown in
FIG. 29 ,FIG. 30 , andFIG. 31 , a p-channel transistor is formed utilizing a semiconductor substrate, and an n-channel transistor is formed above that; therefore, an occupation area of the element can be reduced. That is, the integration degree of the semiconductor device can be improved. In addition, the manufacturing process can be simplified compared to the case where an n-channel transistor and a p-channel transistor are formed utilizing the same semiconductor substrate; therefore, the productivity of the semiconductor device can be increased. Moreover, the yield of the semiconductor device can be improved. For the p-channel transistor, some complicated steps such as formation of lightly doped drain (LDD) regions, formation of a shallow trench structure, or distortion design can be omitted in some cases. Therefore, the productivity and yield of the semiconductor device can be increased in some cases, compared to a semiconductor device where an n-channel transistor is formed utilizing the semiconductor substrate. - A circuit diagram in
FIG. 28B shows a configuration in which sources of thetransistors transistors - An example of a semiconductor device (memory device) which includes the transistor of one embodiment of the present invention, which can retain stored data even when not powered, and which has an unlimited number of write cycles is shown in
FIGS. 32A and 32B . - The semiconductor device illustrated in
FIG. 32A includes atransistor 3200 using a first semiconductor, atransistor 3300 using a second semiconductor, and acapacitor 3400. Note that a transistor similar to the above-describedtransistor 2100 can be used as thetransistor 3300. - Note that the
transistor 3300 is preferably a transistor with a low off-state current. For example, a transistor using an oxide semiconductor can be used as thetransistor 3300. Since the off-state current of thetransistor 3300 is low, stored data can be retained for a long period at a predetermined node of the semiconductor device. In other words, power consumption of the semiconductor device can be reduced because refresh operation becomes unnecessary or the frequency of refresh operation can be extremely low. - In
FIG. 32A , afirst wiring 3001 is electrically connected to a source of thetransistor 3200. Asecond wiring 3002 is electrically connected to a drain of thetransistor 3200. Athird wiring 3003 is electrically connected to one of the source and the drain of thetransistor 3300. Afourth wiring 3004 is electrically connected to the gate of thetransistor 3300. The gate of thetransistor 3200 and the other of the source and the drain of thetransistor 3300 are electrically connected to the one electrode of thecapacitor 3400. Afifth wiring 3005 is electrically connected to the other electrode of thecapacitor 3400. - The semiconductor device in
FIG. 32A has a feature that the potential of the gate of thetransistor 3200 can be retained, and thus enables writing, retaining, and reading of data as follows. - Writing and retaining of data are described. First, the potential of the
fourth wiring 3004 is set to a potential at which thetransistor 3300 is on, so that thetransistor 3300 is turned on. Accordingly, the potential of thethird wiring 3003 is supplied to a node FG where the gate of thetransistor 3200 and the one electrode of thecapacitor 3400 are electrically connected to each other. That is, a predetermined electric charge is supplied to the gate of the transistor 3200 (writing). Here, one of two kinds of electric charges providing different potential levels (hereinafter referred to as a low-level electric charge and a high-level electric charge) is supplied. After that, the potential of thefourth wiring 3004 is set to a potential at which thetransistor 3300 is off, so that thetransistor 3300 is turned off. Thus, the electric charge is held at the node FG (retaining). - Since the off-state current of the
transistor 3300 is low, the electric charge of the node FG is retained for a long time. - Next, reading of data is described. An appropriate potential (a reading potential) is supplied to the
fifth wiring 3005 while a predetermined potential (a constant potential) is supplied to thefirst wiring 3001, whereby the potential of thesecond wiring 3002 varies depending on the amount of electric charge retained in the node FG. This is because in the case of using an n-channel transistor as thetransistor 3200, an apparent threshold voltage Vth_H at the time when the high-level electric charge is given to the gate of thetransistor 3200 is lower than an apparent threshold voltage Vth_L at the time when the low-level electric charge is given to the gate of thetransistor 3200. Here, an apparent threshold voltage refers to the potential of thefifth wiring 3005 which is needed to make thetransistor 3200 be in “on state.” Thus, the potential of thefifth wiring 3005 is set to a potential V0 which is between Vth_H and Vth_L, whereby electric charge supplied to the node FG can be determined. For example, in the case where the high-level electric charge is supplied to the node FG in writing and the potential of thefifth wiring 3005 is V0 (>Vth_H), thetransistor 3200 is brought into “on state.” In the case where the low-level electric charge is supplied to the node FG in writing, even when the potential of thefifth wiring 3005 is V0 (<Vth_L), thetransistor 3200 still remains in “off state.” Thus, the data retained in the node FG can be read by determining the potential of thesecond wiring 3002. - Note that in the case where memory cells are arrayed, it is necessary that data of a desired memory cell be read in read operation. A configuration in which only data of a desired memory cell can be read by supplying a potential at which the
transistor 3200 is brought into an “off state” regardless of the charge supplied to the node FG, that is, a potential lower than Vth_H to thefifth wiring 3005 of memory cells from which data is not read may be employed. Alternatively, a configuration in which only data of a desired memory cell can be read by supplying a potential at which thetransistor 3200 is brought into an “on state” regardless of the charge supplied to the node FG, that is, a potential higher than Vth_L to thefifth wiring 3005 of memory cells from which data is not read may be employed. - Although an example in which two kinds of electric charges are retained in the node FG, the semiconductor device of the present invention is not limited to this example. For example, a structure in which three or more kinds of electric charges can be retained in the node FG of the semiconductor device may be employed. With such a structure, the semiconductor device can be multi-valued and the storage capacity can be increased.
-
FIG. 33 is a cross-sectional view of the semiconductor device ofFIG. 32A . The semiconductor device shown inFIG. 33 includes thetransistor 3200, thetransistor 3300, and thecapacitor 3400. Thetransistor 3300 and thecapacitor 3400 are placed above thetransistor 3200. Note that for thetransistor 3300, the description of theabove transistor 2100 is referred to. Furthermore, for thetransistor 3200, the description of thetransistor 2200 inFIG. 29 is referred to. Note that although thetransistor 2200 is illustrated as a p-channel transistor inFIG. 29 , thetransistor 3200 may be an n-channel transistor. - The
transistor 2200 illustrated inFIG. 33 is a transistor using asemiconductor substrate 450. Thetransistor 2200 includes aregion 472 a in thesemiconductor substrate 450, aregion 472 b in thesemiconductor substrate 450, aninsulator 462, and aconductor 454. - The semiconductor device illustrated in
FIG. 33 includesinsulators conductors insulators - The
insulator 464 is provided over thetransistor 3200. Theinsulator 466 is provided over theinsulator 464. Theinsulator 468 is provided over theinsulator 466. Theinsulator 489 is provided over theinsulator 468. Thetransistor 2100 is provided over theinsulator 489. Theinsulator 493 is provided over thetransistor 2100. Theinsulator 494 is provided over theinsulator 493. - The
insulator 464 has an opening reaching theregion 472 a, an opening reaching theregion 472 b, and an opening reaching theconductor 454. In the openings, theconductor 480 a, theconductor 480 b, and theconductor 480 c are embedded. - The
insulator 466 includes an opening reaching theconductor 480 a, an opening reaching theconductor 480 b, and an opening reaching theconductor 480 c. In the openings, theconductor 478 a, theconductor 478 b, and theconductor 478 c are embedded. - The
insulator 468 includes an opening reaching theconductor 478 b and an opening reaching theconductor 478 c. In the openings, theconductor 476 a and theconductor 476 b are embedded. - The
insulator 489 includes an opening overlapping with the channel formation region of thetransistor 3300, an opening reaching theconductor 476 a, and an opening reaching theconductor 476 b. In the openings, theconductor 474 a, theconductor 474 b, and theconductor 474 c are embedded. - The
conductor 474 a may have a function as a bottom gate electrode of thetransistor 3300. Alternatively, for example, electric characteristics such as the threshold voltage of thetransistor 3300 may be controlled by application of a constant potential to theconductor 474 a. Further alternatively, for example, theconductor 474 a and theconductor 504 that is the top gate electrode of thetransistor 3300 may be electrically connected to each other. Thus, the on-state current of thetransistor 3300 can be increased. A punch-through phenomenon can be suppressed; thus, stable electric characteristics in the saturation region of thetransistor 3300 can be obtained. - The
insulator 490 includes an opening reaching theconductor 474 b and an opening reaching theconductor 474 c. Note that theinsulator 490 corresponds to theinsulator 120 in the above embodiment and thus, the description of theinsulator 120 can be referred to for details about theinsulator 490. - The
insulator 495 includes an opening reaching theconductor 474 b through theregion 507 b that is one of a source and a drain of thetransistor 3300, an opening reaching theconductor 514 that overlaps with theregion 507 a that is the other of the source and the drain of thetransistor 3300, with theinsulator 511 positioned therebetween, an opening reaching theconductor 504 that is a gate electrode of thetransistor 3300, and an opening reaching theconductor 474 c through theregion 507 a that is the other of the source and the drain of thetransistor 3300. Note that theinsulator 495 corresponds to theinsulator 150 in the above embodiment and thus, the description of theinsulator 150 can be referred to for details about theinsulator 495. - The
insulator 493 includes an opening reaching theconductor 474 b through theregion 507 b that is one of a source and a drain of thetransistor 3300, an opening reaching theconductor 514 that overlaps with theregion 507 a that is the other of the source and the drain of thetransistor 3300, with theinsulator 511 positioned therebetween, an opening reaching theconductor 504 that is a gate electrode of thetransistor 3300, and an opening reaching theconductor 474 c through theregion 507 a that is the other of the source and the drain of thetransistor 3300. In the openings, theconductor 496 a, theconductor 496 b, theconductor 496 c, and theconductor 496 d are embedded. Note that in some cases, an opening provided in a component of thetransistor 3300 or the like is positioned between openings provided in other components. - The
insulator 494 includes an opening reaching theconductor 496 a, an opening reaching theconductor 496 b, and an opening reaching theconductor 496 c. In the openings, theconductors - At least one of the
insulators transistor 3300, the electrical characteristics of thetransistor 3300 can be stable. - The source or drain of the
transistor 3200 is electrically connected to theregion 507 b that is one of a source and a drain of thetransistor 3300 through theconductor 480 b, theconductor 478 b, theconductor 476 a, theconductor 474 b, and theconductor 496 c. Theconductor 454 that is the gate electrode of thetransistor 3200 is electrically connected to theregion 507 a that is the other of the source and the drain of thetransistor 3300 through theconductor 480 c, theconductor 478 c, theconductor 476 b, theconductor 474 c, and theconductor 496 d. - The
capacitor 3400 includes theregion 507 a that is the other of the source and the drain of thetransistor 3300, theconductor 514, and aninsulator 511. Theinsulator 511 is preferably used in some cases because theinsulator 511 can be formed in the same step as the insulator serving as a gate insulator of thetransistor 3300, leading to an increase in productivity. A layer formed in the same step as theconductor 504 serving as a gate electrode of thetransistor 3300 is preferably used as theconductor 514 in some cases, leading to an increase in productivity. - For the structures of other components, the description of
FIG. 29 and the like can be referred to as appropriate. - A semiconductor device in
FIG. 34 is the same as the semiconductor device inFIG. 33 except the structure of thetransistor 3200. Therefore, the description of the semiconductor device inFIG. 33 is referred to for the semiconductor device inFIG. 34 . Specifically, in the semiconductor device inFIG. 34 , thetransistor 3200 is a Fin-type transistor. For the Fin-type transistor 3200, the description of thetransistor 2200 inFIG. 30 is referred to. Note that although thetransistor 2200 is illustrated as a p-channel transistor inFIG. 30 , thetransistor 3200 may be an n-channel transistor. - A semiconductor device in
FIG. 35 is the same as the semiconductor device inFIG. 33 except a structure of thetransistor 3200. Therefore, the description of the semiconductor device inFIG. 33 is referred to for the semiconductor device inFIG. 35 . Specifically, in the semiconductor device inFIG. 35 , thetransistor 3200 is provided in thesemiconductor substrate 450 that is an SOI substrate. For thetransistor 3200, which is provided in thesemiconductor substrate 450 that is an SOI substrate, the description of thetransistor 2200 inFIG. 31 is referred to. Note that although thetransistor 2200 is illustrated as a p-channel transistor inFIG. 31 , thetransistor 3200 may be an n-channel transistor. - The semiconductor device in
FIG. 32B is different from the semiconductor device inFIG. 32A in that thetransistor 3200 is not provided. Also in this case, data can be written and retained in a manner similar to that of the semiconductor device inFIG. 32A . - Reading of data in the semiconductor device in
FIG. 32B is described. When thetransistor 3300 is brought into on state, thethird wiring 3003 which is in a floating state and thecapacitor 3400 are brought into conduction, and the electric charge is redistributed between thethird wiring 3003 and thecapacitor 3400. As a result, the potential of thethird wiring 3003 is changed. The amount of change in the potential of thethird wiring 3003 varies depending on the potential of the one electrode of the capacitor 3400 (or the electric charge accumulated in the capacitor 3400). - For example, the potential of the
third wiring 3003 after the charge redistribution is (CB×VB0+C×V)/(CB+C), where Vis the potential of the one electrode of thecapacitor 3400, C is the capacitance of thecapacitor 3400, CB is the capacitance component of thethird wiring 3003, and VB0 is the potential of thethird wiring 3003 before the charge redistribution. Thus, it can be found that, assuming that the memory cell is in either of two states in which the potential of the one electrode of thecapacitor 3400 is V1 and V0 (V1>V0), the potential of thethird wiring 3003 in the case of retaining the potential V1 (=(CB×VB0+C×V1)/(CB+C)) is higher than the potential of thethird wiring 3003 in the case of retaining the potential V0 (=(CB×VB0+C×V0)/(CB+C)). - Then, by comparing the potential of the
third wiring 3003 with a predetermined potential, data can be read. - In this case, a transistor including the first semiconductor may be used for a driver circuit for driving a memory cell, and a transistor including the second semiconductor may be stacked over the driver circuit as the
transistor 3300. - When including a transistor using an oxide semiconductor and having a low off-state current, the semiconductor device described above can retain stored data for a long time. In other words, power consumption of the semiconductor device can be reduced because refresh operation becomes unnecessary or the frequency of refresh operation can be extremely low. Moreover, stored data can be retained for a long time even when power is not supplied (note that a potential is preferably fixed).
- In the semiconductor device, high voltage is not needed for writing data and deterioration of elements is less likely to occur. Unlike in a conventional nonvolatile memory, for example, it is not necessary to inject and extract electrons into and from a floating gate; thus, a problem such as deterioration of an insulator is not caused. That is, the semiconductor device of one embodiment of the present invention does not have a limit on the number of times data can be rewritten, which is a problem of a conventional nonvolatile memory, and the reliability thereof is drastically improved. Furthermore, data is written depending on the on/off state of the transistor, whereby high-speed operation can be achieved.
- A modification example of the semiconductor device (memory device) illustrated in
FIG. 32A is described with reference to a circuit diagram inFIG. 36 . - The semiconductor device illustrated in
FIG. 36 includestransistors capacitors transistor 3200 can be used as thetransistor 4100, and transistors similar to the above-describedtransistor 3300 can be used as thetransistors 4200 to 4400. Although not illustrated inFIG. 36 , a plurality of semiconductor devices inFIG. 36 are provided in a matrix. The semiconductor devices inFIG. 36 can control writing and reading of a data voltage in accordance with a signal or a potential supplied to awiring 4001, awiring 4003, and wirings 4005 to 4009. - One of a source and a drain of the
transistor 4100 is connected to thewiring 4003. The other of the source and the drain of thetransistor 4100 is connected to thewiring 4001. Although thetransistor 4100 is a p-channel transistor inFIG. 36 , thetransistor 4100 may be an n-channel transistor. - The semiconductor device in
FIG. 36 includes two data retention portions. For example, a first data retention portion retains an electric charge between one of a source and a drain of thetransistor 4400, one electrode of thecapacitor 4600, and one of a source and a drain of thetransistor 4200 which are connected to a node FG1. A second data retention portion retains an electric charge between a gate of thetransistor 4100, the other of the source and the drain of thetransistor 4200, one of a source and a drain of thetransistor 4300, and one electrode of thecapacitor 4500 which are connected to a node FG2. - The other of the source and the drain of the
transistor 4300 is connected to thewiring 4003. The other of the source and the drain of thetransistor 4400 is connected to thewiring 4001. A gate of thetransistor 4400 is connected to thewiring 4005. A gate of thetransistor 4200 is connected to thewiring 4006. A gate of thetransistor 4300 is connected to thewiring 4007. The other electrode of thecapacitor 4600 is connected to thewiring 4008. The other electrode of thecapacitor 4500 is connected to thewiring 4009. - The
transistors transistors 4200 to 4400, it is preferable to use a transistor having a low current that flows between a source and a drain in an off state (low off-state current). As an example of the transistor with a low off-state current, a transistor including an oxide semiconductor in its channel formation region (an OS transistor) is preferably used. An OS transistor has a low off-state current and can be manufactured to overlap with a transistor including silicon, for example Although thetransistors 4200 to 4400 are n-channel transistors inFIG. 36 , thetransistors - The
transistors transistor 4400 are preferably provided in different layers even when thetransistors FIG. 36 preferably includes, as illustrated inFIG. 36 , afirst layer 4021 where thetransistor 4100 is provided, asecond layer 4022 where thetransistors third layer 4023 where thetransistor 4400 is provided. By stacking layers where transistors are provided, the circuit area can be reduced, so that the size of the semiconductor device can be reduced. - Next, operation of writing data to the semiconductor device illustrated in
FIG. 36 is described. - First, operation of writing data voltage to the data retention portion connected to the node FG1 (hereinafter referred to as writing operation 1) is described. In the following description, data voltage written to the data retention portion connected to the node FG1 is VD1, and the threshold voltage of the
transistor 4100 is Vth. - In the
writing operation 1, the potential of thewiring 4003 is set at VD1, and after the potential of thewiring 4001 is set at a ground potential, thewiring 4001 is brought into an electrically floating state. Thewirings wirings 4007 to 4009 are set at a low level. Then, the potential of the node FG2 in the electrically floating state is increased, so that a current flows through thetransistor 4100. The current flows through thetransistor 4100, so that the potential of thewiring 4001 is increased. Thetransistors wiring 4001 is increased, the potentials of the nodes FG1 and FG2 are increased. When the potential of the node FG2 is increased and a voltage (Vgs) between a gate and a source of thetransistor 4100 becomes the threshold voltage Vth of thetransistor 4100, the current flowing through thetransistor 4100 is decreased. Accordingly, the potentials of thewiring 4001 and the nodes FG1 and FG2 stop increasing, so that the potentials of the nodes FG1 and FG2 are fixed at “VD1-Vth” in which VD1 is decreased by Vth. - When a current flows through the
transistor 4100, VD1 supplied to thewiring 4003 is supplied to thewiring 4001, so that the potentials of the nodes FG1 and FG2 are increased. When the potential of the node FG2 becomes “VD1-Vth” with the increase in the potentials, Vgs of thetransistor 4100 becomes Vth, so that the current flow is stopped. - Next, operation of writing data voltage to the data retention portion connected to the node FG2 (hereinafter referred to as writing operation 2) is described. In the following description, data voltage written to the data retention portion connected to the node FG2 is VD2.
- In the
writing operation 2, the potential of thewiring 4001 is set at VD2, and after the potential of thewiring 4003 is set at a ground potential, thewiring 4003 is brought into an electrically floating state. Thewiring 4007 is set at the high level. Thewirings transistor 4300 is turned on, so that thewiring 4003 is set at the low level. Thus, the potential of the node FG2 is decreased to the low level, so that the current flows through thetransistor 4100. By the current flow, the potential of thewiring 4003 is increased. Thetransistor 4300 is turned on. Thus, as the potential of thewiring 4003 is increased, the potential of the node FG2 is increased. When the potential of the node FG2 is increased and Vgs of thetransistor 4100 becomes Vth of thetransistor 4100, the current flowing through thetransistor 4100 is decreased. Accordingly, an increase in the potentials of thewiring 4003 and the node FG2 is stopped, so that the potential of the node FG2 is fixed at “VD2-Vth” in which VD2 is decreased by Vth. - In other words, when a current flows through the
transistor 4100, VD2 supplied to thewiring 4001 is supplied to thewiring 4003, so that the potential of the node FG2 is increased. When the potential of the node FG2 becomes “VD2-Vth” with the increase in the potential, Vgs of thetransistor 4100 becomes Vth, so that the current flow is stopped. At this time, thetransistors writing operation 1. - In the semiconductor device in
FIG. 36 , after data voltages are written to the plurality of data retention portions, thewiring 4009 is set at the high level, so that the potentials of the nodes FG1 and FG2 are increased. Then, the transistors are turned off to stop movement of electric charges; thus, the written data voltages are retained. - By the above-described writing operation of the data voltage to the nodes FG1 and FG2, the data voltages can be retained in the plurality of data retention portions. Although examples where “VD1-Vth” and “VD2-Vth ” are used as the written potentials are described, they are data voltages corresponding to multilevel data. Therefore, in the case where the data retention portions each retain 4-bit data, 16-value “VD1-Vth” and 16-value “VD2-Vth” can be obtained.
- Next, operation of reading data from the semiconductor device illustrated in
FIG. 36 is described. - First, operation of reading data voltage to the data retention portion connected to the node FG2 (hereinafter referred to as reading operation 1) is described.
- In the
reading operation 1, after precharge is performed, thewiring 4003 in an electrically floating state is discharged. Thewirings 4005 to 4008 are set low. When thewiring 4009 is set low, the potential of the node FG2 which is electrically floating is set at “VD2-Vth”. The potential of the node FG2 is decreased, so that a current flows through thetransistor 4100. By the current flow, the potential of thewiring 4003 which is electrically floating is decreased. As the potential of thewiring 4003 is decreased, Vgs of thetransistor 4100 is decreased. When Vgs of thetransistor 4100 becomes Vth of thetransistor 4100, the current flowing through thetransistor 4100 is decreased. In other words, the potential of thewiring 4003 becomes “VD2” which is larger than the potential of the node FG2, “VD2-Vth”, by Vth. The potential of thewiring 4003 corresponds to the data voltage of the data retention portion connected to the node FG2. The data voltage of the read analog value is subjected to A/D conversion, so that data of the data retention portion connected to the node FG2 is obtained. - In other words, the
wiring 4003 after precharge is brought into a floating state and the potential of thewiring 4009 is changed from high to low, whereby a current flows through thetransistor 4100. When the current flows, the potential of thewiring 4003 which is in a floating state is decreased to be “VD2”. In thetransistor 4100, Vgs between “VD2-Vth ” of the node FG2 and “VD2” of thewiring 4003 becomes Vth, so that the current stops. Then, “VD2” written in thewriting operation 2 is read to thewiring 4003. - After data in the data retention portion connected to the node FG2 is obtained, the
transistor 4300 is turned on to discharge “VD2-Vth” of the node FG2. - Then, the electric charges retained in the node FG1 are distributed between the node FG1 and the node FG2, data voltage in the data retention portion connected to the node FG1 is transferred to the data retention portion connected to the node FG2. The
wirings wiring 4006 is set high. Thewiring 4005 and thewirings 4007 to 4009 are set low. When thetransistor 4200 is turned on, the electric charges in the node FG1 are distributed between the node FG1 and the node FG2. - Here, the potential after the electric charge distribution is decreased from the written potential, “VD1-Vth”. Thus, the capacitance of the
capacitor 4600 is preferably larger than the capacitance of thecapacitor 4500. Alternatively, the potential written to the node FG1, “VD1-Vth”, is preferably larger than the potential corresponding to the same data, “VD2-Vth”. By changing the ratio of the capacitances and setting the written potential larger in advance as described above, a decrease in potential after the electric charge distribution can be suppressed. The change in potential due to the electric charge distribution is described later. - Next, operation of reading data voltage to the data retention portion connected to the node FG1 (hereinafter referred to as reading operation 2) is described.
- In the
reading operation 2, thewiring 4003 which is brought into an electrically floating state after precharge is discharged. Thewirings 4005 to 4008 are set low. Thewiring 4009 is set high at the time of precharge and then, set low. When thewiring 4009 is set low, the potential of the node FG2 which is electrically floating is set at “VD1-Vth”. The potential of the node FG2 is decreased, so that a current flows through thetransistor 4100. The current flows, so that the potential of thewiring 4003 which is electrically floating is decreased. As the potential of thewiring 4003 is decreased, Vgs of thetransistor 4100 is decreased. When Vgs of thetransistor 4100 becomes Vth of thetransistor 4100, the current flowing through thetransistor 4100 is decreased. In other words, the potential of thewiring 4003 becomes “VD1” which is larger than the potential of the node FG2, “VD1-Vth”, by Vth. The potential of thewiring 4003 corresponds to the data voltage of the data retention portion connected to the node FG1. The data voltage of the read analog value is subjected to A/D conversion, so that data of the data retention portion connected to the node FG1 is obtained. The above is the reading operation of the data voltage of the data retention portion connected to the node FG1. - In other words, the
wiring 4003 after precharge is brought into a floating state and the potential of thewiring 4009 is changed from high to low, whereby a current flows through thetransistor 4100. When the current flows, the potential of thewiring 4003 which is in a floating state is decreased to be “VD1”. In thetransistor 4100, Vgs between “VD1-Vth” of the node FG2 and “VD1” of thewiring 4003 becomes Vth, so that the current stops. Then, “VD1” written in thewriting operation 1 is read to thewiring 4003. - In the above-described reading operation of data voltages from the nodes FG1 and FG2, the data voltages can be read from the plurality of data retention portions. For example, 4-bit (16-level) data is retained in each of the node FG1 and the node FG2, whereby 8-bit (256-level) data can be retained in total. Although the first to
third layers 4021 to 4023 are provided in the structure illustrated inFIG. 36 , the storage capacity can be increased by adding layers without increasing the area of the semiconductor device. - The read potential can be read as a voltage larger than the written data voltage by Vth. Therefore, Vth of “VD1-Vth” and Vth of “VD2-Vth” written in the writing operation can be canceled to be read. As a result, the memory capacity per memory cell can be improved and read data can be close to accurate data; thus, the data reliability becomes excellent.
-
FIG. 37 is a cross-sectional view of a semiconductor device that corresponds toFIG. 36 . The semiconductor device illustrated inFIG. 37 includes thetransistors 4100 to 4400 and thecapacitors transistor 4100 is formed in thefirst layer 4021, thetransistors capacitor 4500 are formed in thesecond layer 4022, and thetransistor 4400 and thecapacitor 4600 are formed in thethird layer 4023. - Here, the description of the
transistor 3300 can be referred to for thetransistors 4200 to 4400, and the description of thetransistor 3200 can be referred to for thetransistor 4100. The description made with reference toFIG. 33 can be appropriately referred to for other wirings, other insulators, and the like. - Note that the
capacitors FIG. 37 are formed by including the conductive layers each having a trench-like shape, while the conductive layer of thecapacitor 3400 in the semiconductor device inFIG. 33 is parallel to the substrate. With this structure, a larger capacity can be obtained without increasing the occupation area. - One embodiment of the present invention can also be applied to an LSI such as a field programmable gate array (FPGA).
-
FIG. 38A illustrates an example of a block diagram of an FPGA. The FPGA includes arouting switch element 521 and alogic element 522. Thelogic element 522 can switch functions of a logic circuit, such as a combination circuit or a sequential circuit, in accordance with configuration data stored in a configuration memory. -
FIG. 38B is a schematic view illustrating a function of therouting switch element 521. Therouting switch element 521 can switch a connection between thelogic elements 522 in accordance with configuration data stored in aconfiguration memory 523. Note that althoughFIG. 38B illustrates one switch which switches connection between a terminal IN and a terminal OUT, in an actual FPGA, a plurality of switches are provided between a plurality of thelogic elements 522. -
FIG. 38C illustrates an example of a configuration of a circuit serving as theconfiguration memory 523. Theconfiguration memory 523 includes a transistor M11 that is an OS transistor and a transistor M12 that is a silicon transistor. Configuration data DSW is supplied to a node FNSW through the transistor M11. The potential of the configuration data DSW can be retained by turning off the transistor M11. The on and off states of the transistor M12 can be switched depending on the potential of the retained configuration data DSW, so that the connection between the terminal IN and the terminal OUT can be switched. -
FIG. 38D is a schematic view illustrating a function of thelogic element 522. Thelogic element 522 can switch a potential of a terminal OUTmem in accordance with configuration data stored in aconfiguration memory 527. A lookup table 524 can switch functions of a combination circuit that processes a signal of the terminal IN in accordance with the potential of the terminal OUTmem. Thelogic element 522 includes aregister 525 that is a sequential circuit and aselector 526 that switches signals of the terminal OUT. Theselector 526 can select to output a signal of the lookup table 524 or to output a signal of theregister 525 in accordance with the potential of the terminal OUTmem, which is output from theconfiguration memory 527. -
FIG. 38E illustrates an example of a configuration of a circuit serving as theconfiguration memory 527. Theconfiguration memory 527 includes a transistor M13, a transistor M14, a transistor M15, and a transistor M16. The transistors M13 and M14 are OS transistors. The transistors M15 and M16 are silicon transistors. Configuration data DLE is supplied to a node FNLE through the transistor M13. Configuration data DBLE is supplied to a node FNBLE through the transistor M14. The configuration data DBLE corresponds to a potential of the configuration data DLE whose logic is inverted. The potential of the configuration data DLE and the potential of the configuration data DBLE can be retained by turning off the transistor M13 and the transistor M14, respectively. The on and off states of one of the transistors M15 and M16 are switched in accordance with the retained potential of the configuration data DLE or the configuration data DBLE, so that a potential VDD or a potential VSS can be supplied to the terminal OUTmem. - For the configuration illustrated in
FIGS. 38A to 38E , any of the structures described in this embodiment can be used. For example, silicon transistors are used as the transistors M12, M15, and M16, and OS transistors are used as the transistors M11, M13, and M14. In this case, a wiring for connecting the Si transistors each provided in a lower layer to each other can be formed with a low-resistance conductive material. Therefore, a circuit with high access speed and low power consumption can be obtained. - The structure described in this embodiment can be used in appropriate combination with the structure described in any of the other embodiments.
- In this embodiment, an example of an imaging device including the transistor or the like of one embodiment of the present invention will be described.
-
FIG. 39A is a plan view illustrating an example of animaging device 200 of one embodiment of the present invention. Theimaging device 200 includes apixel portion 210 and peripheral circuits for driving the pixel portion 210 (aperipheral circuit 260, aperipheral circuit 270, aperipheral circuit 280, and a peripheral circuit 290). Thepixel portion 210 includes a plurality ofpixels 211 arranged in a matrix with p rows and q columns (p and q are each an integer of 2 or more). Theperipheral circuit 260, theperipheral circuit 270, theperipheral circuit 280, and theperipheral circuit 290 are each connected to the plurality ofpixels 211, and a signal for driving the plurality ofpixels 211 is supplied. In this specification and the like, in some cases, a “peripheral circuit” or a “driver circuit” indicate all of theperipheral circuits peripheral circuit 260 can be regarded as part of the peripheral circuit. - The
imaging device 200 preferably includes alight source 291. Thelight source 291 can emit detection light P1. - The peripheral circuit includes at least one of a logic circuit, a switch, a buffer, an amplifier circuit, and a converter circuit. The peripheral circuit may be formed over a substrate where the
pixel portion 210 is formed. A semiconductor device such as an IC chip may be used as part or the whole of the peripheral circuit. Note that as the peripheral circuit, one or more of theperipheral circuits - As illustrated in
FIG. 39B , thepixels 211 may be provided to be inclined in thepixel portion 210 included in theimaging device 200. When thepixels 211 are obliquely arranged, the distance between pixels (pitch) can be shortened in the row direction and the column direction. Accordingly, the quality of an image taken with theimaging device 200 can be improved. - The
pixel 211 included in theimaging device 200 is formed with a plurality ofsubpixels 212, and eachsubpixel 212 is combined with a filter (color filter) which transmits light in a specific wavelength range, whereby data for achieving color image display can be obtained. -
FIG. 40A is a top view showing an example of thepixel 211 with which a color image is obtained. Thepixel 211 illustrated inFIG. 40A includes asubpixel 212 provided with a color filter that transmits light in a red (R) wavelength range (also referred to as a subpixel 212R), asubpixel 212 provided with a color filter that transmits light in a green (G) wavelength range (also referred to as a subpixel 212G), and asubpixel 212 provided with a color filter that transmits light in a blue (B) wavelength range (also referred to as a subpixel 212B). Thesubpixel 212 can function as a photosensor. - The subpixel 212 (the subpixel 212R, the subpixel 212G, and the subpixel 212B) is electrically connected to a
wiring 231, awiring 247, awiring 248, awiring 249, and awiring 250. In addition, the subpixel 212R, the subpixel 212G, and the subpixel 212B are connected torespective wirings 253 which are independently provided. In this specification and the like, for example, thewiring 248 and thewiring 249 that are connected to thepixel 211 in the n-th row are referred to as a wiring 248[n] and a wiring 249[n]. For example, thewiring 253 connected to thepixel 211 in the m-th column is referred to as a wiring 253[m]. Note that inFIG. 40A , thewirings 253 connected to the subpixel 212R, the subpixel 212G, and the subpixel 212B in thepixel 211 in the m-th column are referred to as a wiring 253[m]R, a wiring 253[m]G, and a wiring 253[m]B. Thesubpixels 212 are electrically connected to the peripheral circuit through the above wirings. - The
imaging device 200 has a structure in which thesubpixel 212 is electrically connected to thesubpixel 212 in anadjacent pixel 211 which is provided with a color filter transmitting light in the same wavelength range as thesubpixel 212, via a switch.FIG. 40B shows a connection example of the subpixels 212: thesubpixel 212 in thepixel 211 arranged in the n-th (n is an integer greater than or equal to 1 and less than or equal top) row and the m-th (in is an integer greater than or equal to 1 and less than or equal to q) column and thesubpixel 212 in theadjacent pixel 211 arranged in an (n+1)-th row and the m-th column InFIG. 40B , the subpixel 212R arranged in the n-th row and the m-th column and the subpixel 212R arranged in the (n+1)-th row and the m-th column are connected to each other via aswitch 201. The subpixel 212G arranged in the n-th row and the m-th column and the subpixel 212G arranged in the (n+1)-th row and the m-th column are connected to each other via aswitch 202. The subpixel 212B arranged in the n-th row and the m-th column and the subpixel 212B arranged in the (n+1)-th row and the m-th column are connected to each other via aswitch 203. - The color filter used in the
subpixel 212 is not limited to red (R), green (G), and blue (B) color filters, and color filters that transmit light of cyan (C), yellow (Y), and magenta (M) may be used. By provision of thesubpixels 212 that sense light in three different wavelength ranges in onepixel 211, a full-color image can be obtained. - The
pixel 211 including thesubpixel 212 provided with a color filter transmitting yellow (Y) light may be provided, in addition to thesubpixels 212 provided with the color filters transmitting red (R), green (G), and blue (B) light. Thepixel 211 including thesubpixel 212 provided with a color filter transmitting blue (B) light may be provided, in addition to thesubpixels 212 provided with the color filters transmitting cyan (C), yellow (Y), and magenta (M) light. When thesubpixels 212 sensing light in four different wavelength ranges are provided in onepixel 211, the reproducibility of colors of an obtained image can be increased. - For example, in
FIG. 40A , in regard to thesubpixel 212 sensing light in a red wavelength range, thesubpixel 212 sensing light in a green wavelength range, and thesubpixel 212 sensing light in a blue wavelength range, the pixel number ratio (or the light receiving area ratio) thereof is not necessarily 1:1:1. For example, the Bayer arrangement in which the pixel number ratio (the light receiving area ratio) is set at red:green:blue=1:2:1 may be employed. Alternatively, the pixel number ratio (the light receiving area ratio) of red and green to blue may be 1:6:1. - Although the number of
subpixels 212 provided in thepixel 211 may be one, two or more subpixels are preferably provided. For example, when two ormore subpixels 212 sensing light in the same wavelength range are provided, the redundancy is increased, and the reliability of theimaging device 200 can be increased. - When an infrared (IR) filter that transmits infrared light and absorbs or reflects visible light is used as the filter, the
imaging device 200 that senses infrared light can be achieved. - Furthermore, when a neutral density (ND) filter (dark filter) is used, output saturation which occurs when a large amount of light enters a photoelectric conversion element (light-receiving element) can be prevented. With a combination of ND filters with different dimming capabilities, the dynamic range of the imaging device can be increased.
- Besides the above-described filter, the
pixel 211 may be provided with a lens. An arrangement example of thepixel 211, a filter 254, and alens 255 is described with cross-sectional views inFIGS. 41A and 41B . With thelens 255, the photoelectric conversion element can receive incident light efficiently. Specifically, as illustrated inFIG. 41A , light 256 enters aphotoelectric conversion element 220 through thelens 255, the filter 254 (afilter 254R, afilter 254G, and afilter 254B), apixel circuit 230, and the like which are provided in thepixel 211. - As indicated by a region surrounded with dashed double-dotted lines, however, part of the light 256 indicated by arrows might be blocked by some
wirings 257. Thus, a preferable structure is such that thelens 255 and the filter 254 are provided on thephotoelectric conversion element 220 side as illustrated inFIG. 41B , whereby thephotoelectric conversion element 220 can efficiently receive the light 256. When the light 256 enters thephotoelectric conversion element 220 from thephotoelectric conversion element 220 side, theimaging device 200 with high sensitivity can be provided. - As the
photoelectric conversion element 220 illustrated inFIGS. 41A and 41B , a photoelectric conversion element in which a p-n junction or a p-i-n junction is formed may be used. - The
photoelectric conversion element 220 may be formed using a substance that has a function of absorbing a radiation and generating electric charges. Examples of the substance that has a function of absorbing a radiation and generating electric charges include selenium, lead iodide, mercury iodide, gallium arsenide, cadmium telluride, and cadmium zinc alloy. - For example, when selenium is used for the
photoelectric conversion element 220, thephotoelectric conversion element 220 can have a light absorption coefficient in a wide wavelength range, such as visible light, ultraviolet light, infrared light, X-rays, and gamma rays. - One
pixel 211 included in theimaging device 200 may include thesubpixel 212 with a first filter in addition to thesubpixel 212 illustrated inFIGS. 40A and 40B . - An example of a pixel including a transistor using silicon and a transistor using an oxide semiconductor will be described below.
-
FIGS. 42A and 42B are each a cross-sectional view of an element included in an imaging device. The imaging device illustrated inFIG. 42A includes atransistor 351 including silicon over asilicon substrate 300,transistors transistor 351, and aphotodiode 360 provided in asilicon substrate 300. The transistors and thephotodiode 360 are electrically connected tovarious plugs 370 andwirings 371. In addition, ananode 361 of thephotodiode 360 is electrically connected to theplug 370 through a low-resistance region 363. - The imaging device includes a
layer 310 including thetransistor 351 provided on thesilicon substrate 300 and thephotodiode 360 provided in thesilicon substrate 300, alayer 320 which is in contact with thelayer 310 and includes thewirings 371, alayer 330 which is in contact with thelayer 320 and includes thetransistors layer 340 which is in contact with thelayer 330 and includes awiring 372 and awiring 373. - In the example of cross-sectional view in
FIG. 42A , a light-receiving surface of thephotodiode 360 is provided on the side opposite to a surface of thesilicon substrate 300 where thetransistor 351 is formed. With this structure, a light path can be secured without an influence of the transistors and the wirings. Thus, a pixel with a high aperture ratio can be formed. Note that the light-receiving surface of thephotodiode 360 can be the same as the surface where thetransistor 351 is formed. - In the case where a pixel is formed with use of only transistors using an oxide semiconductor, the
layer 310 may include the transistor using an oxide semiconductor. Alternatively, thelayer 310 may be omitted, and the pixel may include only transistors using an oxide semiconductor. - In the case where a pixel is formed with use of only transistors using silicon, the
layer 330 may be omitted. An example of a cross-sectional view in which thelayer 330 is not provided is shown inFIG. 42B . - Note that the
silicon substrate 300 may be an SOI substrate. Furthermore, thesilicon substrate 300 can be replaced with a substrate made of germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, or an organic semiconductor. - Here, an
insulator 380 is provided between thelayer 310 including thetransistor 351 and thephotodiode 360 and thelayer 330 including thetransistors insulator 380. - Hydrogen in an insulator provided in the vicinity of a channel formation region of the
transistor 351 terminates dangling bonds of silicon; accordingly, the reliability of thetransistor 351 can be improved. In contrast, hydrogen in the insulator provided in the vicinity of thetransistor 352, thetransistor 353, and the like becomes one of factors generating a carrier in the oxide semiconductor. Thus, the hydrogen may cause a reduction of the reliability of thetransistor 352, thetransistor 353, and the like. Therefore, in the case where the transistor using an oxide semiconductor is provided over the transistor using a silicon-based semiconductor, it is preferable that theinsulator 380 having a function of blocking hydrogen be provided between the transistors. When the hydrogen is confined below theinsulator 380, the reliability of thetransistor 351 can be improved. In addition, the hydrogen can be prevented from being diffused from a part below theinsulator 380 to a part above theinsulator 380; thus, the reliability of thetransistor 352, thetransistor 353, and the like can be increased. - As the
insulator 380, an insulator having a function of blocking oxygen or hydrogen is used, for example. - In the cross-sectional view in
FIG. 42A , thephotodiode 360 in thelayer 310 and the transistor in thelayer 330 can be formed so as to overlap with each other. Thus, the degree of integration of pixels can be increased. In other words, the resolution of the imaging device can be increased. - As illustrated in FIG. 43A1 and FIG. 43B1, part or the whole of the imaging device can be bent. FIG. 43A1 illustrates a state in which the imaging device is bent in the direction of a dashed-dotted line X1-X2. FIG. 43A2 is a cross-sectional view illustrating a portion indicated by the dashed-dotted line X1-X2 in FIG. 43A1. FIG. 43A3 is a cross-sectional view illustrating a portion indicated by a dashed-dotted line Y1-Y2 in FIG. 43A1.
- FIG. 43B1 illustrates a state where the imaging device is bent in the direction of a dashed-dotted line X3-X4 and the direction of a dashed-dotted line Y3-Y4. FIG. 43B2 is a cross-sectional view illustrating a portion indicated by the dashed-dotted line X3-X4 in FIG. 43B1. FIG. 43B3 is a cross-sectional view illustrating a portion indicated by the dashed-dotted line Y3-Y4 in FIG. 43B1.
- The bent imaging device enables the curvature of field and astigmatism to be reduced. Thus, the optical design of lens and the like, which is used in combination of the imaging device, can be facilitated. For example, the number of lenses used for aberration correction can be reduced; accordingly, a reduction of size or weight of electronic devices using the imaging device, and the like, can be achieved. In addition, the quality of a captured image can be improved.
- The structures described in this embodiment can be used in appropriate combination with any of the structures described in the other embodiments.
- In this embodiment, examples of CPUs including semiconductor devices such as the transistor of one embodiment of the present invention and the above-described memory device will be described.
-
FIG. 44 is a block diagram illustrating a configuration example of a CPU including any of the above-described transistors as a component. - The CPU illustrated in
FIG. 44 includes, over asubstrate 1190, an arithmetic logic unit (ALU) 1191, anALU controller 1192, aninstruction decoder 1193, an interruptcontroller 1194, atiming controller 1195, aregister 1196, aregister controller 1197, abus interface 1198, arewritable ROM 1199, and aROM interface 1189. A semiconductor substrate, an SOI substrate, a glass substrate, or the like is used as thesubstrate 1190. TheROM 1199 and theROM interface 1189 may be provided over a separate chip. Needless to say, the CPU inFIG. 44 is just an example in which the configuration has been simplified, and an actual CPU may have a variety of configurations depending on the application. For example, the CPU may have the following configuration: a structure including the CPU illustrated inFIG. 44 or an arithmetic circuit is considered as one core; a plurality of such cores are included; and the cores operate in parallel. The number of bits that the CPU can process in an internal arithmetic circuit or in a data bus can be 8, 16, 32, or 64, for example. - An instruction that is input to the CPU through the
bus interface 1198 is input to theinstruction decoder 1193 and decoded therein, and then, input to theALU controller 1192, the interruptcontroller 1194, theregister controller 1197, and thetiming controller 1195. - The
ALU controller 1192, the interruptcontroller 1194, theregister controller 1197, and thetiming controller 1195 conduct various controls in accordance with the decoded instruction. Specifically, theALU controller 1192 generates signals for controlling the operation of theALU 1191. While the CPU is executing a program, the interruptcontroller 1194 judges an interrupt request from an external input/output device or a peripheral circuit on the basis of its priority or a mask state, and processes the request. Theregister controller 1197 generates an address of theregister 1196, and reads/writes data from/to theregister 1196 in accordance with the state of the CPU. - The
timing controller 1195 generates signals for controlling operation timings of theALU 1191, theALU controller 1192, theinstruction decoder 1193, the interruptcontroller 1194, and theregister controller 1197. For example, thetiming controller 1195 includes an internal clock generator for generating an internal clock signal based on a reference clock signal, and supplies the internal clock signal to the above circuits. - In the CPU illustrated in
FIG. 44 , a memory cell is provided in theregister 1196. For the memory cell of theregister 1196, any of the above-described transistors, the above-described memory device, or the like can be used. - In the CPU illustrated in
FIG. 44 , theregister controller 1197 selects operation of retaining data in theregister 1196 in accordance with an instruction from theALU 1191. That is, theregister controller 1197 selects whether data is retained by a flip-flop or by a capacitor in the memory cell included in theregister 1196. When data retention by the flip-flop is selected, a power supply voltage is supplied to the memory cell in theregister 1196. When data retention by the capacitor is selected, the data is rewritten in the capacitor, and supply of a power supply voltage to the memory cell in theregister 1196 can be stopped. -
FIG. 45 is an example of a circuit diagram of amemory element 1200 that can be used as theregister 1196. Thememory element 1200 includes acircuit 1201 in which stored data is volatile when power supply is stopped, acircuit 1202 in which stored data is nonvolatile even when power supply is stopped, aswitch 1203, aswitch 1204, alogic element 1206, acapacitor 1207, and acircuit 1220 having a selecting function. Thecircuit 1202 includes acapacitor 1208, atransistor 1209, and a transistor 1210. Note that thememory element 1200 may further include another element such as a diode, a resistor, or an inductor, as needed. - Here, the above-described memory device can be used as the
circuit 1202. When supply of a power supply voltage to thememory element 1200 is stopped, GND (0 V) or a potential at which thetransistor 1209 in thecircuit 1202 is turned off continues to be input to a gate of thetransistor 1209. For example, the gate of thetransistor 1209 is grounded through a load such as a resistor. - Shown here is an example in which the
switch 1203 is atransistor 1213 having one conductivity type (e.g., an n-channel transistor) and theswitch 1204 is atransistor 1214 having a conductivity type opposite to the one conductivity type (e.g., a p-channel transistor). A first terminal of theswitch 1203 corresponds to one of a source and a drain of thetransistor 1213, a second terminal of theswitch 1203 corresponds to the other of the source and the drain of thetransistor 1213, and conduction or non-conduction between the first terminal and the second terminal of the switch 1203 (i.e., the on/off state of the transistor 1213) is selected by a control signal RD input to a gate of thetransistor 1213. A first terminal of theswitch 1204 corresponds to one of a source and a drain of thetransistor 1214, a second terminal of theswitch 1204 corresponds to the other of the source and the drain of thetransistor 1214, and conduction or non-conduction between the first terminal and the second terminal of the switch 1204 (i.e., the on/off state of the transistor 1214) is selected by the control signal RD input to a gate of thetransistor 1214. - One of a source and a drain of the
transistor 1209 is electrically connected to one of a pair of electrodes of thecapacitor 1208 and a gate of the transistor 1210. Here, the connection portion is referred to as a node M2. One of a source and a drain of the transistor 1210 is electrically connected to a line which can supply a low power supply potential (e.g., a GND line), and the other thereof is electrically connected to the first terminal of the switch 1203 (the one of the source and the drain of the transistor 1213). The second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) is electrically connected to the first terminal of the switch 1204 (the one of the source and the drain of the transistor 1214). The second terminal of the switch 1204 (the other of the source and the drain of the transistor 1214) is electrically connected to a line which can supply a power supply potential VDD. The second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213), the first terminal of the switch 1204 (the one of the source and the drain of the transistor 1214), an input terminal of thelogic element 1206, and one of a pair of electrodes of thecapacitor 1207 are electrically connected to each other. Here, the connection portion is referred to as a node M1. The other of the pair of electrodes of thecapacitor 1207 can be supplied with a constant potential. For example, the other of the pair of electrodes of thecapacitor 1207 can be supplied with a low power supply potential (e.g., GND) or a high power supply potential (e.g., VDD). The other of the pair of electrodes of thecapacitor 1207 is electrically connected to the line which can supply a low power supply potential (e.g., a GND line). The other of the pair of electrodes of thecapacitor 1208 can be supplied with a constant potential. For example, the other of the pair of electrodes of thecapacitor 1208 can be supplied with the low power supply potential (e.g., GND) or the high power supply potential (e.g., VDD). The other of the pair of electrodes of thecapacitor 1208 is electrically connected to the line which can supply a low power supply potential (e.g., a GND line). - The
capacitor 1207 and thecapacitor 1208 are not necessarily provided as long as the parasitic capacitance of the transistor, the wiring, or the like is actively utilized. - A control signal WE is input to the gate of the
transistor 1209. As for each of theswitch 1203 and theswitch 1204, a conduction state or a non-conduction state between the first terminal and the second terminal is selected by the control signal RD which is different from the control signal WE. When the first terminal and the second terminal of one of the switches are in the conduction state, the first terminal and the second terminal of the other of the switches are in the non-conduction state. - A signal corresponding to data retained in the
circuit 1201 is input to the other of the source and the drain of thetransistor 1209.FIG. 45 illustrates an example in which a signal output from thecircuit 1201 is input to the other of the source and the drain of thetransistor 1209. The logic value of a signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) is inverted by thelogic element 1206, and the inverted signal is input to thecircuit 1201 through thecircuit 1220. - In the example of
FIG. 45 , a signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) is input to thecircuit 1201 through thelogic element 1206 and thecircuit 1220; however, one embodiment of the present invention is not limited thereto. The signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) may be input to thecircuit 1201 without its logic value being inverted. For example, in the case where thecircuit 1201 includes a node in which a signal obtained by inversion of the logic value of a signal input from the input terminal is retained, the signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) can be input to the node. - In
FIG. 45 , the transistors included in thememory element 1200 except thetransistor 1209 can each be a transistor in which a channel is formed in a film formed using a semiconductor other than an oxide semiconductor or in thesubstrate 1190. For example, the transistor can be a transistor whose channel is formed in a silicon film or a silicon substrate. Alternatively, all the transistors in thememory element 1200 may be a transistor in which a channel is formed in an oxide semiconductor. Further alternatively, in thememory element 1200, a transistor in which a channel is formed in an oxide semiconductor may be included besides thetransistor 1209, and a transistor in which a channel is formed in a layer formed using a semiconductor other than an oxide semiconductor or in thesubstrate 1190 can be used for the rest of the transistors. - As the
circuit 1201 inFIG. 45 , for example, a flip-flop circuit can be used. As thelogic element 1206, for example, an inverter or a clocked inverter can be used. - In a period during which the
memory element 1200 is not supplied with the power supply voltage, the semiconductor device of one embodiment of the present invention can retain data stored in thecircuit 1201 by thecapacitor 1208 which is provided in thecircuit 1202. - The off-state current of a transistor in which a channel is formed in an oxide semiconductor is extremely low. For example, the off-state current of a transistor in which a channel is formed in an oxide semiconductor is significantly lower than that of a transistor in which a channel is formed in silicon having crystallinity. Thus, when the transistor is used as the
transistor 1209, a signal held in thecapacitor 1208 is retained for a long time also in a period during which the power supply voltage is not supplied to thememory element 1200. Thememory element 1200 can accordingly retain the stored content (data) also in a period during which the supply of the power supply voltage is stopped. - Since the above-described memory element performs pre-charge operation with the
switch 1203 and theswitch 1204, the time required for thecircuit 1201 to retain original data again after the supply of the power supply voltage is restarted can be shortened. - In the
circuit 1202, a signal retained by thecapacitor 1208 is input to the gate of the transistor 1210. Therefore, after supply of the power supply voltage to thememory element 1200 is restarted, the signal retained by thecapacitor 1208 can be converted into the one corresponding to the state (the on state or the off state) of the transistor 1210 to be read from thecircuit 1202. Consequently, an original signal can be accurately read even when a potential corresponding to the signal retained by thecapacitor 1208 varies to some degree. - By applying the above-described
memory element 1200 to a memory device such as a register or a cache memory included in a processor, data in the memory device can be prevented from being lost owing to the stop of the supply of the power supply voltage. Furthermore, shortly after the supply of the power supply voltage is restarted, the memory device can be returned to the same state as that before the power supply is stopped. Therefore, the power supply can be stopped even for a short time in the processor or one or a plurality of logic circuits included in the processor, resulting in lower power consumption. - Although the
memory element 1200 is used in a CPU in this embodiment, thememory element 1200 can also be used in an LSI such as a digital signal processor (DSP) or a custom LSI, and a radio frequency (RF) device. Thememory element 1200 can also be used in an LSI such as a programmable logic circuit including a field programmable gate array (FPGA) or a complex programmable logic device (CPLD). - The structures described in this embodiment can be used in appropriate combination with any of the structures described in the other embodiments.
- In this embodiment, display devices each including the transistor or the like of one embodiment of the present invention will be described with reference to
FIGS. 46A to 46C andFIGS. 47A and 47B . - Examples of a display element provided in the display device include a liquid crystal element (also referred to as a liquid crystal display element) and a light-emitting element (also referred to as a light-emitting display element). The light-emitting element includes, in its category, an element whose luminance is controlled by a current or voltage, and specifically includes, in its category, an inorganic electroluminescent (EL) element, an organic EL element, and the like. A display device including an EL element (EL display device) and a display device including a liquid crystal element (liquid crystal display device) are described below as examples of the display device.
- Note that the display device described below includes in its category a panel in which a display element is sealed and a module in which an IC such as a controller is mounted on the panel.
- The display device described below refers to an image display device or a light source (including a lighting device). The display device includes any of the following modules: a module provided with a connector such as an FPC or TCP; a module in which a printed wiring board is provided at the end of TCP; and a module in which an integrated circuit (IC) is mounted directly on a display element by a COG method.
-
FIGS. 46A to 46C illustrate an example of an EL display device of one embodiment of the present invention.FIG. 46A is a circuit diagram of a pixel in an EL display device.FIG. 46B is a plan view showing the whole of the EL display device.FIG. 46C is a cross-sectional view taken along part of dashed-dotted line M-N inFIG. 46B . -
FIG. 46A illustrates an example of a circuit diagram of a pixel used in an EL display device. - Note that in this specification and the like, it might be possible for those skilled in the art to constitute one embodiment of the invention even when portions to which all the terminals of an active element (e.g., a transistor or a diode), a passive element (e.g., a capacitor or a resistor), or the like are connected are not specified. In other words, one embodiment of the invention can be clear even when connection portions are not specified. Furthermore, in the case where a connection portion is disclosed in this specification and the like, it can be determined that one embodiment of the invention in which a connection portion is not specified is disclosed in this specification and the like, in some cases. Particularly in the case where the number of portions to which a terminal is connected might be more than one, it is not necessary to specify the portions to which the terminal is connected. Therefore, it might be possible to constitute one embodiment of the invention by specifying only portions to which some of terminals of an active element (e.g., a transistor or a diode), a passive element (e.g., a capacitor or a resistor), or the like are connected.
- Note that in this specification and the like, it might be possible for those skilled in the art to specify the invention when at least the connection portion of a circuit is specified. Alternatively, it might be possible for those skilled in the art to specify the invention when at least a function of a circuit is specified. In other words, when a function of a circuit is specified, one embodiment of the present invention can be clear. Furthermore, it can be determined that one embodiment of the present invention whose function is specified is disclosed in this specification and the like in some cases. Therefore, when a connection portion of a circuit is specified, the circuit is disclosed as one embodiment of the invention even when a function is not specified, and one embodiment of the invention can be constituted. Alternatively, when a function of a circuit is specified, the circuit is disclosed as one embodiment of the invention even when a connection portion is not specified, and one embodiment of the invention can be constituted.
- The EL display device illustrated in
FIG. 46A includes aswitching element 743, atransistor 741, acapacitor 742, and a light-emittingelement 719. - Note that
FIG. 46A and the like each illustrate an example of a circuit structure; therefore, a transistor can be provided additionally. In contrast, for each node inFIG. 46A , it is possible not to provide an additional transistor, switch, passive element, or the like. - A gate of the
transistor 741 is electrically connected to one terminal of theswitching element 743 and one electrode of thecapacitor 742. A source of thetransistor 741 is electrically connected to the other electrode of thecapacitor 742 and one electrode of the light-emittingelement 719. A drain of thetransistor 741 is supplied with a power supply potential VDD. The other terminal of theswitching element 743 is electrically connected to a signal line 744. A constant potential is supplied to the other electrode of the light-emittingelement 719. The constant potential is a ground potential GND or a potential lower than the ground potential GND. - It is preferable to use a transistor as the switching
element 743. When the transistor is used as the switching element, the area of a pixel can be reduced, so that the EL display device can have high resolution. As theswitching element 743, a transistor formed through the same step as thetransistor 741 can be used, so that EL display devices can be manufactured with high productivity. Note that as thetransistor 741 and/or theswitching element 743, any of the above-described transistors can be used, for example. -
FIG. 46B is a plan view of the EL display device. The EL display device includes asubstrate 700, asubstrate 750, asealant 734, adriver circuit 735, adriver circuit 736, apixel 737, and anFPC 732. Thesealant 734 is provided between thesubstrate 700 and thesubstrate 750 so as to surround thepixel 737, thedriver circuit 735, and thedriver circuit 736. Note that thedriver circuit 735 and/or thedriver circuit 736 may be provided outside thesealant 734. -
FIG. 46C is a cross-sectional view of the EL display device taken along part of dashed-dotted line M-N inFIG. 46B . - The
transistor 741 inFIG. 46C includes aninsulator 701 over thesubstrate 700; aconductor 702 a over theinsulator 701; aninsulator 703 in which theconductor 702 a is embedded; aninsulator 704 over theinsulator 703; a semiconductor 705 over theinsulator 704, in which aregion 705 a and aregion 705 b are provided; an insulator 706 over the semiconductor 705; and aconductor 707 a over the insulator 706. Note that the structure of thetransistor 741 is just an example; thetransistor 741 may have a structure different from that illustrated inFIG. 46C . - In the
transistor 741 illustrated inFIG. 46C , theconductor 702 a serves as a gate electrode, theinsulators 703 and 706 each serve as a gate insulator, theregion 705 a serves as a source, theregion 705 b serves as a drain, and theconductor 707 a serves as a gate electrode. Note that in some cases, electrical characteristics of the semiconductor 705 change if light enters the semiconductor 705. To prevent this, it is preferable that one or more of theconductor 702 a and theconductor 707 a have a light-blocking property. - The
capacitor 742 inFIG. 46C includes aconductor 702 b over theinsulator 701; theinsulator 703 over theconductor 702 b; theregion 705 b that is provided over theinsulator 703 and overlaps with theconductor 702 b; the insulator 706 over theregion 705 b; and theconductor 707 b which is provided over the insulator 706 and overlaps with theregion 705 b. - In the
capacitor 742, each of theconductor 702 b and theregion 705 b functions as one electrode, and theconductor 707 a functions as the other electrode. - Thus, the
capacitor 742 can be formed using a film of thetransistor 741. Theconductor 702 a and theconductor 702 b are preferably conductors of the same kind, in which case theconductor 702 a and theconductor 702 b can be formed through the same step. Furthermore, theconductor 707 a and theconductor 707 b are preferably conductors of the same kind, in which case theconductor 707 a and theconductor 707 b can be formed through the same step. - The
capacitor 742 illustrated inFIG. 46C has a large capacitance per area occupied by the capacitor. Therefore, the EL display device illustrated inFIG. 46C has high display quality. - An
insulator 716 and aninsulator 720 are provided over thetransistor 741 and thecapacitor 742. Here, theinsulator 716 and theinsulator 720 may have an opening portion reaching theregion 705 a that serves as the source of thetransistor 741. Aconductor 781 is provided over theinsulator 720. Theconductor 781 is electrically connected to thetransistor 741 through the opening in theinsulator 720. - A
partition wall 784 having an opening reaching theconductor 781 is provided over theconductor 781. A light-emittinglayer 782 in contact with theconductor 781 through the opening provided in thepartition wall 784 is provided over thepartition wall 784. Aconductor 783 is provided over the light-emittinglayer 782. A region where theconductor 781, the light-emittinglayer 782, and theconductor 783 overlap with one another functions as the light-emittingelement 719. - So far, examples of the EL display device are described. Next, an example of a liquid crystal display device is described.
-
FIG. 47A is a circuit diagram illustrating a configuration example of a pixel of a liquid crystal display device. A pixel shown inFIGS. 47A and 47B includes atransistor 751, acapacitor 752, and an element (liquid crystal element) 753 in which a space between a pair of electrodes is filled with a liquid crystal. - One of a source and a drain of the
transistor 751 is electrically connected to asignal line 755, and a gate of thetransistor 751 is electrically connected to ascan line 754. - One electrode of the
capacitor 752 is electrically connected to the other of the source and the drain of thetransistor 751, and the other electrode of thecapacitor 752 is electrically connected to a wiring to which a common potential is supplied. - One electrode of the
liquid crystal element 753 is electrically connected to the other of the source and the drain of thetransistor 751, and the other electrode of theliquid crystal element 753 is electrically connected to a wiring to which a common potential is supplied. The common potential supplied to the wiring electrically connected to the other electrode of thecapacitor 752 may be different from that supplied to the other electrode of theliquid crystal element 753. - Note that the description of the liquid crystal display device is made on the assumption that the plan view of the liquid crystal display device is similar to that of the EL display device.
FIG. 47B is a cross-sectional view of the liquid crystal display device taken along dashed-dotted line M-N inFIG. 46B . InFIG. 47B , theFPC 732 is connected to thewiring 733 a via theterminal 731. Note that thewiring 733 a may be formed using the same kind of conductor as the conductor of thetransistor 751 or using the same kind of semiconductor as the semiconductor of thetransistor 751. - For the
transistor 751, the description of thetransistor 741 is referred to. For thecapacitor 752, the description of thecapacitor 742 is referred to. Note that the structure of thecapacitor 752 inFIG. 47B corresponds to, but is not limited to, the structure of thecapacitor 742 inFIG. 46C . - Note that in the case where an oxide semiconductor is used as the semiconductor of the
transistor 751, the off-state current of thetransistor 751 can be extremely small. Therefore, an electric charge held in thecapacitor 752 is unlikely to leak, so that the voltage applied to theliquid crystal element 753 can be maintained for a long time. Accordingly, thetransistor 751 can be kept off during a period in which moving images with few motions or a still image are/is displayed, whereby power for the operation of thetransistor 751 can be saved in that period; accordingly a liquid crystal display device with low power consumption can be provided. Furthermore, the area occupied by thecapacitor 752 can be reduced; thus, a liquid crystal display device with a high aperture ratio or a high-resolution liquid crystal display device can be provided. - An
insulator 721 is provided over thetransistor 751 and thecapacitor 752. Theinsulator 721 has an opening reaching thetransistor 751. Aconductor 791 is provided over theinsulator 721. Theconductor 791 is electrically connected to thetransistor 751 through the opening in theinsulator 721. - An
insulator 792 functioning as an alignment film is provided over theconductor 791. Aliquid crystal layer 793 is provided over theinsulator 792. Aninsulator 794 functioning as an alignment film is provided over theliquid crystal layer 793. Aspacer 795 is provided over theinsulator 794. Aconductor 796 is provided over thespacer 795 and theinsulator 794. Asubstrate 797 is provided over theconductor 796. - Note that the following methods can be employed for driving the liquid crystal: a twisted nematic (TN) mode, a super twisted nematic (STN) mode, an in-plane-switching (IPS) mode, a fringe field switching (FFS) mode, a multi-domain vertical alignment (MVA) mode, a patterned vertical alignment (PVA) mode, an advanced super view (ASV) mode, an axially symmetric aligned microcell (ASM) mode, an optically compensated birefringence (OCB) mode, an electrically controlled birefringence (ECB) mode, an ferroelectric liquid crystal (FLC) mode, an anti-ferroelectric liquid crystal (AFLC) mode, a polymer dispersed liquid crystal (PDLC) mode, a guest-host mode, and a blue phase mode. Note that the present invention is not limited to these examples, and various driving methods can be used.
- Owing to the above-described structure, a display device including a capacitor occupying a small area, a display device with high display quality, or a high-resolution display device can be provided.
- For example, in this specification and the like, a display element, a display device which is a device including a display element, a light-emitting element, and a light-emitting device which is a device including a light-emitting element can employ various modes or can include various elements. For example, the display element, the display device, the light-emitting element, or the light-emitting device includes at least one of a light-emitting diode (LED) for white, red, green, blue, or the like, a transistor (a transistor that emits light depending on current), an electron emitter, a liquid crystal element, electronic ink, an electrophoretic element, a grating light valve (GLV), a plasma display panel (PDP), a display element using micro electro mechanical systems (MEMS), a digital micromirror device (DMD), a digital micro shutter (DMS), an interferometric modulator display (IMOD) element, a MEMS shutter display element, an optical-interference-type MEMS display element, an electrowetting element, a piezoelectric ceramic display, and a display element including a carbon nanotube. Display media whose contrast, luminance, reflectivity, transmittance, or the like is changed by electrical or magnetic effect may be included.
- Note that examples of display devices having EL elements include an EL display. Examples of a display device including an electron emitter include a field emission display (FED), an SED-type flat panel display (SED: surface-conduction electron-emitter display), and the like. Examples of display devices including liquid crystal elements include a liquid crystal display (e.g., a transmissive liquid crystal display, a transflective liquid crystal display, a reflective liquid crystal display, a direct-view liquid crystal display, or a projection liquid crystal display). Examples of a display device including electronic ink, or an electrophoretic element include electronic paper. In the case of a transflective liquid crystal display or a reflective liquid crystal display, some of or all of pixel electrodes function as reflective electrodes. For example, some or all of pixel electrodes are formed to contain aluminum, silver, or the like. In such a case, a memory circuit such as an SRAM can be provided under the reflective electrodes. Thus, the power consumption can be further reduced.
- Note that in the case of using an LED, graphene or graphite may be provided under an electrode or a nitride semiconductor of the LED. Graphene or graphite may be a multilayer film in which a plurality of layers are stacked. As described above, provision of graphene or graphite enables easy formation of a nitride semiconductor thereover, such as an n-type GaN semiconductor including crystals. Furthermore, a p-type GaN semiconductor including crystals or the like can be provided thereover, and thus the LED can be formed. Note that an MN layer may be provided between the n-type GaN semiconductor including crystals and graphene or graphite. The GaN semiconductors included in the LED may be formed by MOCVD. Note that when the graphene is provided, the GaN semiconductors included in the LED can also be formed by a sputtering method.
- The structures described in this embodiment can be used in appropriate combination with any of the structures described in the other embodiments.
- In this embodiment, electronic devices each including the transistor or the like of one embodiment of the present invention will be described.
- The semiconductor device of one embodiment of the present invention can be used for display devices, personal computers, or image reproducing devices provided with recording media (typically, devices which reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images). Other examples of electronic devices that can be equipped with the semiconductor device of one embodiment of the present invention are mobile phones, game machines including portable game consoles, portable data terminals, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATM), and vending machines.
FIGS. 48A to 48F illustrate specific examples of these electronic devices. -
FIG. 48A illustrates a portable game console including ahousing 901, ahousing 902, adisplay portion 903, adisplay portion 904, amicrophone 905, aspeaker 906, anoperation key 907, astylus 908, and the like. Although the portable game console inFIG. 48A has the twodisplay portions -
FIG. 48B illustrates a portable data terminal including afirst housing 911, asecond housing 912, afirst display portion 913, asecond display portion 914, a joint 915, anoperation key 916, and the like. Thefirst display portion 913 is provided in thefirst housing 911, and thesecond display portion 914 is provided in thesecond housing 912. Thefirst housing 911 and thesecond housing 912 are connected to each other with the joint 915, and the angle between thefirst housing 911 and thesecond housing 912 can be changed with the joint 915. An image on thefirst display portion 913 may be switched in accordance with the angle at the joint 915 between thefirst housing 911 and thesecond housing 912. A display device with a position input function may be used as at least one of thefirst display portion 913 and thesecond display portion 914. Note that the position input function can be added by providing a touch panel in a display device. Alternatively, the position input function can be added by providing a photoelectric conversion element called a photosensor in a pixel portion of a display device. -
FIG. 48C illustrates a notebook personal computer, which includes ahousing 921, adisplay portion 922, akeyboard 923, apointing device 924, and the like. -
FIG. 48D illustrates an electric refrigerator-freezer, which includes ahousing 931, a door for arefrigerator 932, a door for afreezer 933, and the like. -
FIG. 48E illustrates a video camera, which includes afirst housing 941, asecond housing 942, adisplay portion 943,operation keys 944, alens 945, a joint 946, and the like. Theoperation keys 944 and thelens 945 are provided for thefirst housing 941, and thedisplay portion 943 is provided for thesecond housing 942. Thefirst housing 941 and thesecond housing 942 are connected to each other with the joint 946, and the angle between thefirst housing 941 and thesecond housing 942 can be changed with the joint 946. Images displayed on thedisplay portion 943 may be switched in accordance with the angle at the joint 946 between thefirst housing 941 and thesecond housing 942. -
FIG. 48F illustrates a car including acar body 951,wheels 952, adashboard 953,lights 954, and the like. - The structures described in this embodiment can be used in appropriate combination with any of the structures described in the other embodiments.
- Embodiments of the present invention have been described in the above embodiments. Note that one embodiment of the present invention is not limited thereto. That is, various embodiments of the invention are described in this embodiment and the like, and one embodiment of the present invention is not limited to a particular embodiment. For example, an example in which a channel formation region, source and drain regions, and the like of a transistor include an oxide semiconductor is described as one embodiment of the present invention; however, one embodiment of the present invention is not limited to this example. Alternatively, depending on circumstances or conditions, various semiconductors may be included in various transistors, a channel formation region of a transistor, a source region or a drain region of a transistor, or the like of one embodiment of the present invention. Depending on circumstances or conditions, at least one of silicon, germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, an organic semiconductor, and the like may be included in various transistors, a channel formation region of a transistor, a source region or a drain region of a transistor, or the like of one embodiment of the present invention. Alternatively, depending on circumstances or conditions, an oxide semiconductor is not necessarily included in various transistors, a channel formation region of a transistor, a source region or a drain region of a transistor, or the like of one embodiment of the present invention, for example.
- This application is based on Japanese Patent Application serial no. 2015-066832 filed with Japan Patent Office on Mar. 27, 2015, the entire contents of which are hereby incorporated by reference.
Claims (21)
1. A semiconductor device comprising:
a first transistor, the first transistor comprising:
an oxide semiconductor layer;
a first insulator comprising a first opening;
a first electrode isolated from the oxide semiconductor layer;
a second electrode in the first opening,
a second transistor; and
a capacitor comprising:
the first insulator; and
a third electrode in contact with a top of the first insulator,
wherein the oxide semiconductor layer comprises a source region, a drain region, and a first channel formation region,
wherein the first insulator is provided between the oxide semiconductor layer and the first electrode,
wherein in a plane perpendicular to a channel length direction, the first channel formation region is surrounded along all sides by the first electrode,
wherein in a plan view, a bottom surface of the first electrode protrudes from a top surface of the first electrode,
wherein the source region is configured to be one of an electrode of the capacitor,
wherein the drain region comprises the first opening,
wherein the third electrode is configured to be the other of an electrode of the capacitor, and
wherein the second electrode is electrically connected with the second transistor.
2. The semiconductor device according to claim 1 ,
wherein a length of the first channel formation region is less than or equal to 20 nm,
wherein a width of the first channel formation region is less than or equal to 20 nm, and
wherein a thickness of the first channel formation region is greater than or equal to 10 nm.
3. The semiconductor device according to claim 1 ,
wherein each of the source region and the drain region has lower resistance than the first channel formation region.
4. The semiconductor device according to claim 1 ,
wherein an impurity concentration is higher in each of the source region and the drain region than in the first channel formation region.
5. The semiconductor device according to claim 1 ,
wherein, in a plan view, the first electrode and the third electrode do not overlap,
6. The semiconductor device according to claim 1 ,
wherein the second transistor comprising silicon in a second channel formation region.
7. An electronic device comprising the semiconductor device according to claim 1 .
8. A semiconductor device comprising:
a first transistor, the first transistor comprising:
an oxide semiconductor layer;
a first insulator comprising a first opening;
a first electrode isolated from the oxide semiconductor layer;
a second electrode in the first opening,
a second transistor; and
a capacitor comprising:
the first insulator; and
a third electrode in contact with a top of the first insulator,
wherein the oxide semiconductor layer comprises a source region, a drain region, and a first channel formation region,
wherein in a plane perpendicular to a channel length direction, the first channel formation region is surrounded along all sides by the first electrode,
wherein the first electrode comprises a first conductive layer below the oxide semiconductor layer and a second conductive layer over the oxide semiconductor layer,
wherein, in a plan view, the first conductive layer protrudes from the second conductive layer in all directions,
wherein the source region is configured to be one of an electrode of the capacitor,
wherein the drain region comprises the first opening,
wherein the third electrode is configured to be the other of an electrode of the capacitor, and
wherein the second electrode is electrically connected with the second transistor.
9. The semiconductor device according to claim 8 ,
wherein a length of the first channel formation region is less than or equal to 20 nm,
wherein a width of the first channel formation region is less than or equal to 20 nm, and
wherein a thickness of the first channel formation region is greater than or equal to 10 nm.
10. The semiconductor device according to claim 8 ,
wherein each of the source region and the drain region has lower resistance than the first channel formation region.
11. The semiconductor device according to claim 8 ,
wherein an impurity concentration is higher in each of the source region and the drain region than in the first channel formation region.
12. The semiconductor device according to claim 8 ,
wherein, in a plan view, the first electrode and the third electrode do not overlap,
13. The semiconductor device according to claim 8 ,
wherein the second transistor comprising silicon in a second channel formation region.
14. An electronic device comprising the semiconductor device according to claim 8 .
15. A semiconductor device comprising:
a first transistor, the first transistor comprising:
a first conductor;
a first insulator comprising a first opening;
an oxide semiconductor layer over the first insulator;
a second insulator comprising the first opening;
a second conductor over the second insulator;
a third conductor in the first opening,
a second transistor; and
a capacitor comprising:
the second insulator; and
a fourth conductor in contact with a top of the second insulator,
wherein the oxide semiconductor layer comprises a first region and a second region,
wherein an interface between the first region and the second region is aligned with an edge of the second conductor,
wherein, in a plane parallel to the interface between the first region and the second region, the oxide semiconductor layer is surrounded along all sides by the first conductor and the second conductor with the first insulator and the second insulator interposed therebetween,
wherein, in a plan view, the first conductor protrudes from the second conductor,
wherein the third conductor is in direct contact with the first region through the first opening,
wherein the first region is configured to be one of an electrode of the capacitor,
wherein the first region comprises the first opening,
wherein the fourth conductor is configured to be the other of an electrode of the capacitor, and
wherein the third conductor is electrically connected with the second transistor.
16. The semiconductor device according to claim 15 ,
wherein a length of the second region is less than or equal to 20 nm,
wherein a width of the second region is less than or equal to 20 nm, and
wherein a thickness of the second region is greater than or equal to 10 nm.
17. The semiconductor device according to claim 15 ,
wherein the first region has lower resistance than the second region.
18. The semiconductor device according to claim 15 ,
wherein an impurity concentration is higher in the first region than in the second region.
19. The semiconductor device according to claim 15 ,
wherein, in a plan view, the first conductor and the third conductor do not overlap,
wherein, in a plan view, the second conductor and the third conductor do not overlap,
20. The semiconductor device according to claim 15 ,
wherein the second transistor comprising silicon in a channel formation region.
21. An electronic device comprising the semiconductor device according to claim 15 .
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/990,855 US20230093689A1 (en) | 2015-03-27 | 2022-11-21 | Semiconductor device and electronic device |
US18/530,404 US20240113230A1 (en) | 2015-03-27 | 2023-12-06 | Semiconductor device and electronic device |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015-066832 | 2015-03-27 | ||
JP2015066832 | 2015-03-27 | ||
US15/081,129 US9837546B2 (en) | 2015-03-27 | 2016-03-25 | Semiconductor device and electronic device |
US15/823,680 US10062790B2 (en) | 2015-03-27 | 2017-11-28 | Semiconductor device and electronic device |
US16/030,928 US10522691B2 (en) | 2015-03-27 | 2018-07-10 | Semiconductor device and electronic device |
US16/728,423 US11538940B2 (en) | 2015-03-27 | 2019-12-27 | Semiconductor device and electronic device |
US17/990,855 US20230093689A1 (en) | 2015-03-27 | 2022-11-21 | Semiconductor device and electronic device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/728,423 Continuation US11538940B2 (en) | 2015-03-27 | 2019-12-27 | Semiconductor device and electronic device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/530,404 Continuation US20240113230A1 (en) | 2015-03-27 | 2023-12-06 | Semiconductor device and electronic device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230093689A1 true US20230093689A1 (en) | 2023-03-23 |
Family
ID=56975742
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/081,129 Expired - Fee Related US9837546B2 (en) | 2015-03-27 | 2016-03-25 | Semiconductor device and electronic device |
US15/823,680 Expired - Fee Related US10062790B2 (en) | 2015-03-27 | 2017-11-28 | Semiconductor device and electronic device |
US16/030,928 Active US10522691B2 (en) | 2015-03-27 | 2018-07-10 | Semiconductor device and electronic device |
US16/728,423 Active US11538940B2 (en) | 2015-03-27 | 2019-12-27 | Semiconductor device and electronic device |
US17/990,855 Pending US20230093689A1 (en) | 2015-03-27 | 2022-11-21 | Semiconductor device and electronic device |
US18/530,404 Pending US20240113230A1 (en) | 2015-03-27 | 2023-12-06 | Semiconductor device and electronic device |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/081,129 Expired - Fee Related US9837546B2 (en) | 2015-03-27 | 2016-03-25 | Semiconductor device and electronic device |
US15/823,680 Expired - Fee Related US10062790B2 (en) | 2015-03-27 | 2017-11-28 | Semiconductor device and electronic device |
US16/030,928 Active US10522691B2 (en) | 2015-03-27 | 2018-07-10 | Semiconductor device and electronic device |
US16/728,423 Active US11538940B2 (en) | 2015-03-27 | 2019-12-27 | Semiconductor device and electronic device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/530,404 Pending US20240113230A1 (en) | 2015-03-27 | 2023-12-06 | Semiconductor device and electronic device |
Country Status (4)
Country | Link |
---|---|
US (6) | US9837546B2 (en) |
JP (5) | JP2016189464A (en) |
KR (3) | KR102526233B1 (en) |
TW (1) | TWI695513B (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9847428B1 (en) * | 2016-08-08 | 2017-12-19 | United Microelectronics Corp. | Oxide semiconductor device |
US10937783B2 (en) | 2016-11-29 | 2021-03-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP2018098338A (en) * | 2016-12-13 | 2018-06-21 | ソニーセミコンダクタソリューションズ株式会社 | Tunnel field effect transistor |
KR20190142344A (en) * | 2017-04-28 | 2019-12-26 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method of semiconductor device |
KR20240063206A (en) | 2017-09-06 | 2024-05-09 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
US10411206B2 (en) * | 2017-11-22 | 2019-09-10 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Flexible array substrate and method for manufacturing same |
JP7161529B2 (en) | 2018-06-08 | 2022-10-26 | 株式会社半導体エネルギー研究所 | semiconductor equipment |
WO2020115604A1 (en) * | 2018-12-07 | 2020-06-11 | 株式会社半導体エネルギー研究所 | Semiconductor device, and semiconductor device fabrication method |
Family Cites Families (153)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5215589B1 (en) | 1971-06-21 | 1977-04-30 | ||
BE843224A (en) | 1975-07-24 | 1976-12-21 | NEW CATALYST AND ITS MANUFACTURING PROCESS | |
JPS60198861A (en) | 1984-03-23 | 1985-10-08 | Fujitsu Ltd | Thin film transistor |
JPH0244256B2 (en) | 1987-01-28 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN2O5DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244258B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN3O6DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244260B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN5O8DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPS63210023A (en) | 1987-02-24 | 1988-08-31 | Natl Inst For Res In Inorg Mater | Compound having laminar structure of hexagonal crystal system expressed by ingazn4o7 and its production |
JPH0244262B2 (en) | 1987-02-27 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN6O9DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244263B2 (en) | 1987-04-22 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN7O10DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH05251705A (en) | 1992-03-04 | 1993-09-28 | Fuji Xerox Co Ltd | Thin-film transistor |
US5807772A (en) * | 1992-06-09 | 1998-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming semiconductor device with bottom gate connected to source or drain |
US7081938B1 (en) * | 1993-12-03 | 2006-07-25 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device and method for manufacturing the same |
JP3485983B2 (en) | 1994-12-22 | 2004-01-13 | エルジイ・セミコン・カンパニイ・リミテッド | Structure of thin film transistor and method of manufacturing the same |
US5904515A (en) | 1995-01-27 | 1999-05-18 | Goldstar Electron Co., Ltd. | Method for fabricating a thin film transistor with the source, drain and channel in a groove in a divided gate |
JP3479375B2 (en) | 1995-03-27 | 2003-12-15 | 科学技術振興事業団 | Metal oxide semiconductor device in which a pn junction is formed with a thin film transistor made of a metal oxide semiconductor such as cuprous oxide, and methods for manufacturing the same |
DE69635107D1 (en) | 1995-08-03 | 2005-09-29 | Koninkl Philips Electronics Nv | SEMICONDUCTOR ARRANGEMENT WITH A TRANSPARENT CIRCUIT ELEMENT |
JP3625598B2 (en) | 1995-12-30 | 2005-03-02 | 三星電子株式会社 | Manufacturing method of liquid crystal display device |
JP4042177B2 (en) | 1997-04-11 | 2008-02-06 | ソニー株式会社 | Manufacturing method of semiconductor device |
JP2001051292A (en) * | 1998-06-12 | 2001-02-23 | Semiconductor Energy Lab Co Ltd | Semiconductor device and semiconductor display device |
JP4170454B2 (en) | 1998-07-24 | 2008-10-22 | Hoya株式会社 | Article having transparent conductive oxide thin film and method for producing the same |
JP2000150861A (en) | 1998-11-16 | 2000-05-30 | Tdk Corp | Oxide thin film |
JP3276930B2 (en) | 1998-11-17 | 2002-04-22 | 科学技術振興事業団 | Transistor and semiconductor device |
TW460731B (en) | 1999-09-03 | 2001-10-21 | Ind Tech Res Inst | Electrode structure and production method of wide viewing angle LCD |
JP4089858B2 (en) | 2000-09-01 | 2008-05-28 | 国立大学法人東北大学 | Semiconductor device |
KR20020038482A (en) | 2000-11-15 | 2002-05-23 | 모리시타 요이찌 | Thin film transistor array, method for producing the same, and display panel using the same |
JP3997731B2 (en) | 2001-03-19 | 2007-10-24 | 富士ゼロックス株式会社 | Method for forming a crystalline semiconductor thin film on a substrate |
JP2002289859A (en) | 2001-03-23 | 2002-10-04 | Minolta Co Ltd | Thin-film transistor |
JP4090716B2 (en) | 2001-09-10 | 2008-05-28 | 雅司 川崎 | Thin film transistor and matrix display device |
JP3925839B2 (en) | 2001-09-10 | 2007-06-06 | シャープ株式会社 | Semiconductor memory device and test method thereof |
JP3912064B2 (en) * | 2001-09-21 | 2007-05-09 | セイコーエプソン株式会社 | ELECTRO-OPTICAL DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
JP2003115593A (en) | 2001-10-04 | 2003-04-18 | Seiko Epson Corp | Electro-optic device, manufacturing method, electronic device, and thin film transistor |
JP4164562B2 (en) | 2002-09-11 | 2008-10-15 | 独立行政法人科学技術振興機構 | Transparent thin film field effect transistor using homologous thin film as active layer |
US7061014B2 (en) | 2001-11-05 | 2006-06-13 | Japan Science And Technology Agency | Natural-superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film |
JP4083486B2 (en) | 2002-02-21 | 2008-04-30 | 独立行政法人科学技術振興機構 | Method for producing LnCuO (S, Se, Te) single crystal thin film |
US7049190B2 (en) | 2002-03-15 | 2006-05-23 | Sanyo Electric Co., Ltd. | Method for forming ZnO film, method for forming ZnO semiconductor layer, method for fabricating semiconductor device, and semiconductor device |
JP3933591B2 (en) | 2002-03-26 | 2007-06-20 | 淳二 城戸 | Organic electroluminescent device |
US7339187B2 (en) | 2002-05-21 | 2008-03-04 | State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University | Transistor structures |
JP2004022625A (en) | 2002-06-13 | 2004-01-22 | Murata Mfg Co Ltd | Manufacturing method of semiconductor device and its manufacturing method |
US7105868B2 (en) | 2002-06-24 | 2006-09-12 | Cermet, Inc. | High-electron mobility transistor with zinc oxide |
US7067843B2 (en) | 2002-10-11 | 2006-06-27 | E. I. Du Pont De Nemours And Company | Transparent oxide semiconductor thin film transistors |
JP4166105B2 (en) | 2003-03-06 | 2008-10-15 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2004273732A (en) | 2003-03-07 | 2004-09-30 | Sharp Corp | Active matrix substrate and its producing process |
JP4108633B2 (en) | 2003-06-20 | 2008-06-25 | シャープ株式会社 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US7262463B2 (en) | 2003-07-25 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Transistor including a deposited channel region having a doped portion |
US7282782B2 (en) | 2004-03-12 | 2007-10-16 | Hewlett-Packard Development Company, L.P. | Combined binary oxide semiconductor device |
EP1737044B1 (en) | 2004-03-12 | 2014-12-10 | Japan Science and Technology Agency | Amorphous oxide and thin film transistor |
US7145174B2 (en) | 2004-03-12 | 2006-12-05 | Hewlett-Packard Development Company, Lp. | Semiconductor device |
US7297977B2 (en) | 2004-03-12 | 2007-11-20 | Hewlett-Packard Development Company, L.P. | Semiconductor device |
US7211825B2 (en) | 2004-06-14 | 2007-05-01 | Yi-Chi Shih | Indium oxide-based thin film transistors and circuits |
JP2006100760A (en) | 2004-09-02 | 2006-04-13 | Casio Comput Co Ltd | Thin-film transistor and its manufacturing method |
US7285501B2 (en) | 2004-09-17 | 2007-10-23 | Hewlett-Packard Development Company, L.P. | Method of forming a solution processed device |
US7332439B2 (en) * | 2004-09-29 | 2008-02-19 | Intel Corporation | Metal gate transistors with epitaxial source and drain regions |
US7298084B2 (en) | 2004-11-02 | 2007-11-20 | 3M Innovative Properties Company | Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes |
US7863611B2 (en) | 2004-11-10 | 2011-01-04 | Canon Kabushiki Kaisha | Integrated circuits utilizing amorphous oxides |
EP1810335B1 (en) | 2004-11-10 | 2020-05-27 | Canon Kabushiki Kaisha | Light-emitting device |
AU2005302964B2 (en) | 2004-11-10 | 2010-11-04 | Canon Kabushiki Kaisha | Field effect transistor employing an amorphous oxide |
CA2708335A1 (en) | 2004-11-10 | 2006-05-18 | Canon Kabushiki Kaisha | Amorphous oxide and field effect transistor |
US7791072B2 (en) | 2004-11-10 | 2010-09-07 | Canon Kabushiki Kaisha | Display |
US7829444B2 (en) | 2004-11-10 | 2010-11-09 | Canon Kabushiki Kaisha | Field effect transistor manufacturing method |
US7453065B2 (en) | 2004-11-10 | 2008-11-18 | Canon Kabushiki Kaisha | Sensor and image pickup device |
US7736964B2 (en) * | 2004-11-22 | 2010-06-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and method for manufacturing the same |
US7579224B2 (en) | 2005-01-21 | 2009-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film semiconductor device |
TWI412138B (en) | 2005-01-28 | 2013-10-11 | Semiconductor Energy Lab | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
TWI569441B (en) | 2005-01-28 | 2017-02-01 | 半導體能源研究所股份有限公司 | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
US7858451B2 (en) | 2005-02-03 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device, semiconductor device and manufacturing method thereof |
US7948171B2 (en) | 2005-02-18 | 2011-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20060197092A1 (en) | 2005-03-03 | 2006-09-07 | Randy Hoffman | System and method for forming conductive material on a substrate |
US8681077B2 (en) | 2005-03-18 | 2014-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device, driving method and electronic apparatus thereof |
WO2006105077A2 (en) | 2005-03-28 | 2006-10-05 | Massachusetts Institute Of Technology | Low voltage thin film transistor with high-k dielectric material |
US7645478B2 (en) | 2005-03-31 | 2010-01-12 | 3M Innovative Properties Company | Methods of making displays |
US8300031B2 (en) | 2005-04-20 | 2012-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element |
JP2006344849A (en) | 2005-06-10 | 2006-12-21 | Casio Comput Co Ltd | Thin film transistor |
US7691666B2 (en) | 2005-06-16 | 2010-04-06 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7402506B2 (en) | 2005-06-16 | 2008-07-22 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7507618B2 (en) | 2005-06-27 | 2009-03-24 | 3M Innovative Properties Company | Method for making electronic devices using metal oxide nanoparticles |
KR100711890B1 (en) | 2005-07-28 | 2007-04-25 | 삼성에스디아이 주식회사 | Organic Light Emitting Display and Fabrication Method for the same |
TWI332707B (en) * | 2005-08-04 | 2010-11-01 | Au Optronics Corp | Array substrate of a liquid crystal display and method of fabricating the same |
JP2007059128A (en) | 2005-08-23 | 2007-03-08 | Canon Inc | Organic electroluminescent display device and manufacturing method thereof |
JP5116225B2 (en) | 2005-09-06 | 2013-01-09 | キヤノン株式会社 | Manufacturing method of oxide semiconductor device |
JP2007073705A (en) | 2005-09-06 | 2007-03-22 | Canon Inc | Oxide-semiconductor channel film transistor and its method of manufacturing same |
JP4850457B2 (en) | 2005-09-06 | 2012-01-11 | キヤノン株式会社 | Thin film transistor and thin film diode |
JP4280736B2 (en) | 2005-09-06 | 2009-06-17 | キヤノン株式会社 | Semiconductor element |
EP1998375A3 (en) | 2005-09-29 | 2012-01-18 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device having oxide semiconductor layer and manufacturing method |
JP5037808B2 (en) | 2005-10-20 | 2012-10-03 | キヤノン株式会社 | Field effect transistor using amorphous oxide, and display device using the transistor |
KR101112652B1 (en) | 2005-11-15 | 2012-02-16 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Active Matrix Display Device and a Television Receiver Including the Same |
TWI292281B (en) | 2005-12-29 | 2008-01-01 | Ind Tech Res Inst | Pixel structure of active organic light emitting diode and method of fabricating the same |
US7867636B2 (en) | 2006-01-11 | 2011-01-11 | Murata Manufacturing Co., Ltd. | Transparent conductive film and method for manufacturing the same |
JP4977478B2 (en) | 2006-01-21 | 2012-07-18 | 三星電子株式会社 | ZnO film and method of manufacturing TFT using the same |
US7576394B2 (en) | 2006-02-02 | 2009-08-18 | Kochi Industrial Promotion Center | Thin film transistor including low resistance conductive thin films and manufacturing method thereof |
US7977169B2 (en) | 2006-02-15 | 2011-07-12 | Kochi Industrial Promotion Center | Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof |
KR20070101595A (en) | 2006-04-11 | 2007-10-17 | 삼성전자주식회사 | Zno thin film transistor |
US20070252928A1 (en) | 2006-04-28 | 2007-11-01 | Toppan Printing Co., Ltd. | Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof |
JP5028033B2 (en) | 2006-06-13 | 2012-09-19 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP5145666B2 (en) | 2006-07-31 | 2013-02-20 | 株式会社リコー | Electronic device, current control unit, current control device, arithmetic device and display device |
JP4609797B2 (en) | 2006-08-09 | 2011-01-12 | Nec液晶テクノロジー株式会社 | Thin film device and manufacturing method thereof |
JP4999400B2 (en) | 2006-08-09 | 2012-08-15 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4332545B2 (en) | 2006-09-15 | 2009-09-16 | キヤノン株式会社 | Field effect transistor and manufacturing method thereof |
JP4274219B2 (en) | 2006-09-27 | 2009-06-03 | セイコーエプソン株式会社 | Electronic devices, organic electroluminescence devices, organic thin film semiconductor devices |
JP5164357B2 (en) | 2006-09-27 | 2013-03-21 | キヤノン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7622371B2 (en) | 2006-10-10 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Fused nanocrystal thin film semiconductor and method |
US7772021B2 (en) | 2006-11-29 | 2010-08-10 | Samsung Electronics Co., Ltd. | Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays |
JP2008140684A (en) | 2006-12-04 | 2008-06-19 | Toppan Printing Co Ltd | Color el display, and its manufacturing method |
KR101303578B1 (en) | 2007-01-05 | 2013-09-09 | 삼성전자주식회사 | Etching method of thin film |
US8207063B2 (en) | 2007-01-26 | 2012-06-26 | Eastman Kodak Company | Process for atomic layer deposition |
KR100851215B1 (en) | 2007-03-14 | 2008-08-07 | 삼성에스디아이 주식회사 | Thin film transistor and organic light-emitting dislplay device having the thin film transistor |
US7795613B2 (en) | 2007-04-17 | 2010-09-14 | Toppan Printing Co., Ltd. | Structure with transistor |
KR101325053B1 (en) | 2007-04-18 | 2013-11-05 | 삼성디스플레이 주식회사 | Thin film transistor substrate and manufacturing method thereof |
KR20080094300A (en) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | Thin film transistor and method of manufacturing the same and flat panel display comprising the same |
KR101334181B1 (en) | 2007-04-20 | 2013-11-28 | 삼성전자주식회사 | Thin Film Transistor having selectively crystallized channel layer and method of manufacturing the same |
CN101663762B (en) | 2007-04-25 | 2011-09-21 | 佳能株式会社 | Oxynitride semiconductor |
JP5215589B2 (en) | 2007-05-11 | 2013-06-19 | キヤノン株式会社 | Insulated gate transistor and display device |
KR101345376B1 (en) | 2007-05-29 | 2013-12-24 | 삼성전자주식회사 | Fabrication method of ZnO family Thin film transistor |
US8202365B2 (en) | 2007-12-17 | 2012-06-19 | Fujifilm Corporation | Process for producing oriented inorganic crystalline film, and semiconductor device using the oriented inorganic crystalline film |
JP4623179B2 (en) | 2008-09-18 | 2011-02-02 | ソニー株式会社 | Thin film transistor and manufacturing method thereof |
JP5451280B2 (en) | 2008-10-09 | 2014-03-26 | キヤノン株式会社 | Wurtzite crystal growth substrate, manufacturing method thereof, and semiconductor device |
JP2011071476A (en) * | 2009-08-25 | 2011-04-07 | Canon Inc | Thin film transistor, display device using the same, and method of manufacturing thin film transistor |
JP5602414B2 (en) * | 2009-11-05 | 2014-10-08 | ピーエスフォー ルクスコ エスエイアールエル | Semiconductor device manufacturing method and semiconductor device |
US9059294B2 (en) * | 2010-01-07 | 2015-06-16 | Sharp Kabushiki Kaisha | Semiconductor device, active matrix substrate, and display device |
KR20190038687A (en) | 2010-02-05 | 2019-04-08 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and method for manufacturing the same |
CN103069717B (en) | 2010-08-06 | 2018-01-30 | 株式会社半导体能源研究所 | Semiconductor integrated circuit |
CN101930954B (en) * | 2010-08-23 | 2012-02-15 | 北京大学 | Radiating structure for SOI field effect transistor |
JP5626978B2 (en) | 2010-09-08 | 2014-11-19 | 富士フイルム株式会社 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND APPARATUS HAVING THE THIN FILM TRANSISTOR |
US8835917B2 (en) * | 2010-09-13 | 2014-09-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, power diode, and rectifier |
US9443984B2 (en) | 2010-12-28 | 2016-09-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9646829B2 (en) | 2011-03-04 | 2017-05-09 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device |
JP5706254B2 (en) * | 2011-07-05 | 2015-04-22 | 株式会社東芝 | Semiconductor device |
KR101846410B1 (en) * | 2011-07-29 | 2018-04-09 | 삼성디스플레이 주식회사 | Organic light emitting diode display |
US8637864B2 (en) * | 2011-10-13 | 2014-01-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US9287405B2 (en) | 2011-10-13 | 2016-03-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising oxide semiconductor |
TWI569446B (en) | 2011-12-23 | 2017-02-01 | 半導體能源研究所股份有限公司 | Semiconductor element, method for manufacturing the semiconductor element, and semiconductor device including the semiconductor element |
US9419146B2 (en) * | 2012-01-26 | 2016-08-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
JP6168795B2 (en) | 2012-03-14 | 2017-07-26 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US8901556B2 (en) * | 2012-04-06 | 2014-12-02 | Semiconductor Energy Laboratory Co., Ltd. | Insulating film, method for manufacturing semiconductor device, and semiconductor device |
US9006024B2 (en) * | 2012-04-25 | 2015-04-14 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US8492228B1 (en) * | 2012-07-12 | 2013-07-23 | International Business Machines Corporation | Field effect transistor devices having thick gate dielectric layers and thin gate dielectric layers |
KR20140058278A (en) * | 2012-11-06 | 2014-05-14 | 삼성전자주식회사 | Resistive memory device, resistive memory array and manufacturing method of resistive memory device |
TWI669824B (en) * | 2013-05-16 | 2019-08-21 | 日商半導體能源研究所股份有限公司 | Semiconductor device |
US9647125B2 (en) | 2013-05-20 | 2017-05-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
TWI664731B (en) * | 2013-05-20 | 2019-07-01 | 半導體能源研究所股份有限公司 | Semiconductor device |
US9343579B2 (en) | 2013-05-20 | 2016-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP6161431B2 (en) * | 2013-06-27 | 2017-07-12 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US9666697B2 (en) * | 2013-07-08 | 2017-05-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device including an electron trap layer |
US20150008428A1 (en) * | 2013-07-08 | 2015-01-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
JP6322503B2 (en) | 2013-07-16 | 2018-05-09 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP2015023080A (en) | 2013-07-17 | 2015-02-02 | ソニー株式会社 | Radiation imaging apparatus and radiation imaging display system |
TWI632688B (en) * | 2013-07-25 | 2018-08-11 | 半導體能源研究所股份有限公司 | Semiconductor device and method for manufacturing semiconductor device |
KR102373901B1 (en) | 2013-09-13 | 2022-03-15 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Light-emitting device |
US9935107B2 (en) * | 2013-12-16 | 2018-04-03 | Intel Corporation | CMOS FinFET device with dual strained cladding layers on relaxed SiGe fins, and method of fabricating the same |
TWI642186B (en) * | 2013-12-18 | 2018-11-21 | 日商半導體能源研究所股份有限公司 | Semiconductor device |
CN103943655B (en) * | 2014-03-11 | 2016-06-22 | 京东方科技集团股份有限公司 | A kind of OLED array and preparation method thereof, display |
US9705004B2 (en) * | 2014-08-01 | 2017-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP6570417B2 (en) * | 2014-10-24 | 2019-09-04 | 株式会社半導体エネルギー研究所 | Imaging apparatus and electronic apparatus |
-
2016
- 2016-03-22 TW TW105108819A patent/TWI695513B/en active
- 2016-03-25 KR KR1020160035841A patent/KR102526233B1/en active IP Right Grant
- 2016-03-25 JP JP2016061152A patent/JP2016189464A/en not_active Withdrawn
- 2016-03-25 US US15/081,129 patent/US9837546B2/en not_active Expired - Fee Related
-
2017
- 2017-11-28 US US15/823,680 patent/US10062790B2/en not_active Expired - Fee Related
-
2018
- 2018-07-10 US US16/030,928 patent/US10522691B2/en active Active
-
2019
- 2019-12-27 US US16/728,423 patent/US11538940B2/en active Active
-
2020
- 2020-01-20 JP JP2020006730A patent/JP2020065083A/en not_active Withdrawn
- 2020-08-06 JP JP2020133730A patent/JP7022796B2/en active Active
-
2022
- 2022-02-07 JP JP2022016979A patent/JP7351947B2/en active Active
- 2022-11-21 US US17/990,855 patent/US20230093689A1/en active Pending
-
2023
- 2023-04-07 KR KR1020230046043A patent/KR102672464B1/en active IP Right Grant
- 2023-09-14 JP JP2023148887A patent/JP2023164562A/en active Pending
- 2023-12-06 US US18/530,404 patent/US20240113230A1/en active Pending
-
2024
- 2024-05-28 KR KR1020240069181A patent/KR20240082312A/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
US10062790B2 (en) | 2018-08-28 |
KR102672464B1 (en) | 2024-06-07 |
KR20160115829A (en) | 2016-10-06 |
JP7022796B2 (en) | 2022-02-18 |
US11538940B2 (en) | 2022-12-27 |
US9837546B2 (en) | 2017-12-05 |
US10522691B2 (en) | 2019-12-31 |
JP2020065083A (en) | 2020-04-23 |
KR20230052858A (en) | 2023-04-20 |
JP2020188287A (en) | 2020-11-19 |
US20200194590A1 (en) | 2020-06-18 |
US20160284858A1 (en) | 2016-09-29 |
JP2023164562A (en) | 2023-11-10 |
TW201705489A (en) | 2017-02-01 |
JP7351947B2 (en) | 2023-09-27 |
JP2016189464A (en) | 2016-11-04 |
JP2022062199A (en) | 2022-04-19 |
TWI695513B (en) | 2020-06-01 |
KR20240082312A (en) | 2024-06-10 |
US20180090618A1 (en) | 2018-03-29 |
US20180331229A1 (en) | 2018-11-15 |
US20240113230A1 (en) | 2024-04-04 |
KR102526233B1 (en) | 2023-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11538940B2 (en) | Semiconductor device and electronic device | |
US10546958B2 (en) | Manufacturing method of semiconductor device | |
US9666698B2 (en) | Method for manufacturing semiconductor device | |
US11217668B2 (en) | Semiconductor device and manufacturing method thereof | |
US10147823B2 (en) | Semiconductor device | |
US9806200B2 (en) | Semiconductor device | |
US10134911B2 (en) | Semiconductor device | |
US20240047583A1 (en) | Semiconductor device, method for manufacturing semiconductor device, module, and electronic device | |
US9991394B2 (en) | Semiconductor device and fabrication method thereof | |
US9991393B2 (en) | Semiconductor device, module, and electronic device | |
US20170025543A1 (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAZAKI, SHUNPEI;ENDO, YUTA;TSUKAMOTO, YOKO;SIGNING DATES FROM 20160229 TO 20160314;REEL/FRAME:061837/0863 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |