US20210151314A1 - Method for manufacturing group iii nitride semiconductor substrate - Google Patents

Method for manufacturing group iii nitride semiconductor substrate Download PDF

Info

Publication number
US20210151314A1
US20210151314A1 US16/770,883 US201816770883A US2021151314A1 US 20210151314 A1 US20210151314 A1 US 20210151314A1 US 201816770883 A US201816770883 A US 201816770883A US 2021151314 A1 US2021151314 A1 US 2021151314A1
Authority
US
United States
Prior art keywords
group iii
nitride semiconductor
iii nitride
substrate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/770,883
Other languages
English (en)
Inventor
Koji Matsumoto
Toshiaki Ono
Hiroshi Amano
Yoshio Honda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumco Corp
Original Assignee
Sumco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumco Corp filed Critical Sumco Corp
Assigned to SUMCO CORPORATION reassignment SUMCO CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HONDA, YOSHIO, AMANO, HIROSHI, MATSUMOTO, KOJI, ONO, TOSHIAKI
Publication of US20210151314A1 publication Critical patent/US20210151314A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02—Pretreatment of the material to be coated
    • C23C16/0272—Deposition of sub-layers, e.g. to promote the adhesion of the main coating
    • C23C16/0281—Deposition of sub-layers, e.g. to promote the adhesion of the main coating of metallic sub-layers
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/301—AIII BV compounds, where A is Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C23C16/303—Nitrides
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34—Nitrides
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/46—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for heating the substrate
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/52—Controlling or regulating the coating process
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C30B25/16—Controlling or regulating
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C30B25/18—Epitaxial-layer growth characterised by the substrate
    • C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/38—Nitrides
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403—AIII-nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02433—Crystal orientation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02502—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/205—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy using reduction or decomposition of a gaseous compound yielding a solid condensate, i.e. chemical deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments

Definitions

  • the present invention relates to a method for manufacturing a group III nitride semiconductor substrate and, more particularly, to a method for growing a group III nitride semiconductor layer on an Si substrate through an AlN buffer layer.
  • a group III nitride semiconductor typified by GaN is larger in bandgap, higher in dielectric breakdown field strength, and higher in saturated electron mobility than other semiconductors, so that it is suitably used as a material of optical devices such as an LED (Light Emitting Diode) and an LD (Laser Diode) or power semiconductor devices.
  • a dislocation density on the surface of a GaN layer formed on a sapphire substrate is about 5 ⁇ 10 8 /cm 2
  • a dislocation density on the surface of the GaN layer formed on an Si substrate is about 1 ⁇ 10 9 /cm 2 to 1 ⁇ 10 10 /cm 2 .
  • Such a dislocation in the group III nitride semiconductor layer may cause a deterioration in light emission efficiency in an LED and may cause a current leak in a power semiconductor device.
  • the group III nitride semiconductor layer is formed on a substrate through a buffer layer.
  • a buffer layer For example, Patent Document 1 states that an AlN buffer layer is grown at a low temperature of 950° C. after thermal cleaning and nitriding treatment, and then the AlN buffer layer is further grown at a high temperature of 1230° C., followed by growth of a group III nitride semiconductor layer.
  • Patent Document 2 states that an AlN buffer layer is grown at a low temperature of 600° C. to 900° C. after baking of a substrate surface at 1050° C., and then the AlN buffer layer is further grown at a high temperature exceeding 900° C., followed by growth of a group III nitride semiconductor layer.
  • Patent Document 3 states that, in order to improve crystallinity of a nitride semiconductor film to be grown on an Si substrate, a silicon substrate having its main surface inclined at an off-angle in the range of 0.1° or more to 1.6° or less in an arbitrary direction from a ⁇ 111 ⁇ plane having a cubic crystal structure is used.
  • AlN buffer layer In order to improve crystallinity of the AlN buffer layer, it is preferable to grow AlN at a high temperature of 900° C. or more; however, when AlN is grown at such a high temperature, an Al raw material or a group III raw material such as Ga or In remaining in a furnace may diffuse into an Si substrate to disadvantageously reduce the resistivity of the surface of the Si substrate. The reduction in the resistivity of the surface of the Si substrate may cause a current leak path or increase a parasitic capacitance.
  • the present invention has been made in view of the above situation, and the object thereof is to provide a method for manufacturing a group III nitride semiconductor substrate, capable of suppressing a reduction in resistivity of the surface of an Si substrate due to the diffusion of group III elements into the Si substrate when a group III nitride semiconductor layer is grown on the Si substrate through an AlN buffer layer.
  • a method for manufacturing a group III nitride semiconductor substrate includes steps of: growing a first AlN buffer layer on an Si substrate; growing a second AlN buffer layer on the first AlN buffer layer at a temperature higher than a growth temperature of the first AlN buffer layer; and growing a group III nitride semiconductor layer on the second AlN buffer layer, wherein the growth temperature of the first AlN buffer layer is 400° C. to 600° C.
  • the AlN buffer layer is grown at a high temperature from the initial stage of growth thereof so as to improve crystallinity, group III elements such as Ga or In remaining in a furnace may react with the Si substrate to diffuse into the Si substrate, reducing the resistivity of the surface of the Si substrate.
  • group III elements such as Ga or In remaining in a furnace may react with the Si substrate to diffuse into the Si substrate, reducing the resistivity of the surface of the Si substrate.
  • the AlN buffer layer is grown first at a low temperature of 400° C. to 600° C., followed by growth of the group III nitride semiconductor layer, so that it is possible to suppress the group III elements from reacting with the Si substrate, which in turn can prevent the resistivity of the surface of the Si substrate from decreasing.
  • a growth temperature of the second AlN buffer layer is preferably 900° C. to 1200° C. This allows improvement in the crystallinity of the AlN buffer layer while suppressing diffusion of the group III raw material into the Si substrate.
  • the thickness of the first AlN buffer layer is preferably 0.4 nm to 100 nm, and a total thickness of the first and second AlN buffer layers is preferably 30 nm to 200 nm. This allows formation of an AlN buffer layer with less occurrence of cracks and with improved crystallinity.
  • the step of growing the group III nitride semiconductor layer includes steps of: growing a first group III nitride semiconductor layer on the second AlN buffer layer; and growing a second group III nitride semiconductor layer on the first group III nitride semiconductor layer at a temperature higher than a growth temperature of the first group III nitride semiconductor layer, wherein the growth temperature of the first group III nitride semiconductor layer is preferably 400° C. to 800° C., and the growth temperature of the first AlN buffer layer is preferably lower than the growth temperature of the first group III nitride semiconductor layer.
  • the group III nitride semiconductor layer Upon the growth of the group III nitride semiconductor layer on the AlN buffer layer, the group III nitride semiconductor layer is grown at a low temperature in the initial stage up to a thickness of 200 nm, so that it is possible to prevent the group III elements from diffusing into the Si substrate through the AlN buffer layer. Further, the group III nitride semiconductor layer is grown at a high temperature after the thickness reaches 200 nm, so that it is possible to improve the crystallinity of the group III nitride semiconductor layer.
  • a resistivity of the Si substrate is preferably 100 ⁇ cm or more
  • the Si substrate preferably contains an impurity element selected from C, Ge, Sn, O, H, and a group V element
  • the concentration of the impurity element contained at least in a surface layer part of the Si substrate ranging from the surface to the depth of 0.5 um to 10 um is preferably 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the method for manufacturing a group III nitride semiconductor substrate according to the present invention preferably further includes, before growing the group III nitride semiconductor layer, a step of applying heat treatment at 900° C. to 1450° C. to the Si substrate on which the first AlN buffer layer and second AlN buffer layer have been sequentially grown. This allows the group III elements that have diffused into the Si substrate during formation of the AlN buffer layer to diffuse more deeply into the substrate interior from the surface thereof to make it possible to increase the resistivity of the Si substrate around the boundary with the AlN buffer layer.
  • the Si substrate preferably has a main surface inclined toward a ⁇ 112> direction by 0.1° to 1.5° from the (111) plane of a silicon single crystal. This allows improvement in the surface roughness of the upper surface of the group III nitride semiconductor layer.
  • a method for manufacturing a group III nitride semiconductor substrate includes the steps of: growing a first AlN buffer layer on an Si substrate at a first growth temperature; growing a second AlN buffer layer on the first AlN buffer layer at a second growth temperature higher than the first growth temperature; and growing a group III nitride semiconductor layer on the second AlN buffer layer, wherein an Al raw material and an N raw material are alternately repeatedly fed in the step of growing the first AlN buffer layer.
  • the AlN buffer layer is grown at a low temperature, so that it is possible to suppress diffusion of the group III elements such as Ga into the Si substrate, which in turn can prevent the resistivity of the surface of the Si substrate from decreasing. Further, the Al raw material and the N raw material are fed not simultaneously but alternately, so that it is possible to prevent degradation in the crystallinity of AlN due to low-temperature growth.
  • the first growth temperature is preferably 400° C. to 800° C. and, more preferably, 400° C. to 600° C.
  • the second growth temperature is preferably 900° C. to 1200° C. This allows suppression of diffusion of the group III elements into the Si substrate.
  • the Al raw material is preferably introduced prior to the introduction of the N raw material in the step of growing the first AlN buffer layer. This can prevent the surface of the Si substrate from being nitrided, allowing growth of the first AlN buffer layer with improved crystallinity.
  • the thickness of the first AlN buffer layer is preferably 0.4 nm to 100 nm, and a total thickness of the first and second AlN buffer layers is preferably 30 nm to 200 nm. This allows formation of an AlN buffer layer with less occurrence of cracks and with improved crystallinity.
  • the Al raw material and the N raw material are each preferably fed for 0.5 seconds to 10 seconds in the step of growing the first AlN buffer layer. This allows formation of a high-quality AlN buffer layer without degrading productivity.
  • the Al raw material and the N raw material are preferably alternately repeatedly fed.
  • the crystallinity of the second AlN buffer layer can be further improved.
  • the method for manufacturing a group III nitride semiconductor substrate according to the present invention preferably further includes a step of applying heat treatment at 900° C. to 1450° C. to the Si substrate on which the first AlN buffer layer and second AlN buffer layer have been sequentially grown before growing the group III nitride semiconductor layer.
  • This allows the group III elements that have diffused into the Si substrate during formation of the AlN buffer layer to diffuse more deeply into the substrate interior from the surface thereof to make it possible to increase the resistivity of the Si substrate around the boundary with the AlN buffer layer.
  • the Si substrate preferably has a main surface inclined toward a ⁇ 112> direction by 0.1° to 1.5° from the (111) plane of a silicon single crystal. This allows improvement in the surface roughness of the upper surface of the group III nitride semiconductor layer.
  • the step of growing the group III nitride semiconductor layer preferably includes steps of: growing a first group III nitride semiconductor layer on the second AlN buffer layer at a third growth temperature; and growing a second group III nitride semiconductor layer on the first group III nitride semiconductor layer at a fourth growth temperature higher than the third growth temperature.
  • the third growth temperature is preferably 400° C. to 800° C.
  • the fourth growth temperature is preferably 900° C. to 1200° C.
  • the thickness of the first group III nitride semiconductor layer is preferably 10 nm to 200 nm.
  • the first group III nitride semiconductor layer by growing the first group III nitride semiconductor layer at a low temperature, it is possible to suppress the group III elements such as Ga from diffusing into the Si substrate through the AlN buffer layer to make it possible to prevent the resistivity of the surface of the Si substrate from decreasing.
  • a group III raw material and the N raw material are preferably alternately repeatedly fed in the step of growing the first group III nitride semiconductor layer.
  • the first group III nitride semiconductor layer is preferably made of AlGaN
  • the second group III nitride semiconductor layer is preferably made of GaN.
  • a resistivity of the Si substrate is preferably 100 ⁇ cm or more
  • the Si substrate preferably contains an impurity element selected from C, Ge, Sn, O, H, and a group V element
  • the concentration of the impurity element contained at least in a surface layer part of the Si substrate ranging from the surface to the depth of 0.5 um to 10 um is preferably 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of the impurity element contained in the entire Si substrate including the surface layer part may be 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of impurity element contained in a deeper area than the surface layer part may be lower than the concentration in the surface layer part.
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 17 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 15 atoms/cm 3 to 5 ⁇ 10 18 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 15 atoms/cm 3 to 5 ⁇ 10 18 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 19 atoms/cm 3 , and the concentration of the impurity element contained in a deeper area than the surface layer part is preferably 1 ⁇ 10 14 atoms/cm 3 or less.
  • the impurity element in the Si substrate preferably has a concentration gradient in which the concentration thereof is reduced toward the substrate interior from the surface.
  • a raw material containing a group V element (P, As, Sb) other than N is preferably fed together with the Al raw material and N raw material in the step of growing the first AlN buffer layer.
  • This allows an impurity element for suppressing an increase in the number of carriers in the Si substrate, which is caused due to the diffusion of the group III elements into the Si substrate, to be contained not in the Si substrate but in the AlN buffer layer.
  • a method for manufacturing a group III nitride semiconductor substrate includes the steps of: growing an AlN buffer layer on an Si substrate at a growth temperature of 900° C. to 1200° C.; and growing a group III nitride semiconductor layer on the AlN buffer layer, wherein a resistivity of the Si substrate is 100 ⁇ cm or more, the Si substrate contains an impurity element selected from C, Ge, Sn, O, and H, and the concentration of the impurity element contained at least in a surface layer part of the Si substrate ranging from the surface to the depth of 0.5 um to 10 um is 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 . According to the present invention, it is possible to suppress an increase in the number of carriers caused due to the diffusion of group III elements into the Si substrate during formation of the AlN buffer layer.
  • the concentration of the impurity element contained in the entire Si substrate including the surface layer part may be 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of impurity element contained in a deeper area than the surface layer part may be lower than the concentration in the surface layer part.
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 17 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 15 atoms/cm 3 to 5 ⁇ 10 18 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 15 atoms/cm 3 to 5 ⁇ 10 18 atoms/cm 3 .
  • the concentration of the impurity element contained in the surface layer part is preferably 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 19 atoms/cm 3 , and the concentration of the impurity element contained in a deeper area than the surface layer part is preferably 1 ⁇ 10 14 atoms/cm 3 or less.
  • the impurity element in the Si substrate preferably has a concentration gradient in which the concentration thereof is reduced toward the substrate interior from the surface.
  • the method for manufacturing a group III nitride semiconductor substrate according to the present invention preferably further includes a step of applying heat treatment at 900° C. to 1450° C. to the Si substrate on which the AlN buffer layer has been grown before growing the group III nitride semiconductor layer. This allows the group III elements that have diffused into the Si substrate during formation of the AlN buffer layer to diffuse more deeply into the substrate interior from the surface thereof to make it possible to increase the resistivity of the Si substrate around the boundary with the AlN buffer layer.
  • the Si substrate preferably has a main surface inclined toward a ⁇ 112> direction by 0.1° to 1.5° from the (111) plane of a silicon single crystal. This allows improvement in the surface roughness of the upper surface of the group III nitride semiconductor layer.
  • a method for manufacturing a group III nitride semiconductor substrate includes the steps of: growing an AlN buffer layer on an Si substrate; applying heat treatment at 900° C. to 1450° C. to the Si substrate on which the AlN buffer layer has been grown; and growing a group III nitride semiconductor layer on the AlN buffer layer that has been subjected to the heat treatment.
  • the group III elements that have diffused into the Si substrate during formation of the AlN buffer layer to diffuse more deeply into the substrate interior from the surface thereof to make it possible to increase the resistivity of the Si substrate around the boundary with the AlN buffer layer.
  • a method for manufacturing a group III nitride semiconductor substrate includes the steps of: growing an AlN buffer layer on an Si substrate; and growing a group III nitride semiconductor layer on the AlN buffer layer, wherein the Si substrate has a main surface inclined toward a ⁇ 112> direction by 0.1° to 1.5° from the (111) plane of a silicon single crystal. This allows improvement in the surface roughness of the upper surface of the group III nitride semiconductor layer.
  • a method for manufacturing a group III nitride semiconductor substrate capable of suppressing a reduction in resistivity of the surface of an Si substrate due to the diffusion of group III elements into the Si substrate when a group III nitride semiconductor layer is grown on the Si substrate through an AlN buffer layer.
  • FIG. 1 is a schematic cross-sectional view illustrating the structure of a group III nitride semiconductor substrate according to a first embodiment of the present invention.
  • FIG. 2 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate 1 .
  • FIG. 3 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a second embodiment of the present invention.
  • FIG. 4 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate 1 according to a third embodiment of the present invention.
  • FIG. 5 is a schematic cross-sectional view illustrating the structure of a group III nitride semiconductor substrate according to a second embodiment of the present invention.
  • FIG. 6 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a fourth embodiment of the present invention.
  • FIG. 7 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a fifth embodiment of the present invention.
  • FIG. 8 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a sixth embodiment of the present invention.
  • FIG. 9 is a schematic cross-sectional view illustrating the structure of a group III nitride semiconductor substrate according to a third embodiment of the present invention.
  • FIG. 10 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a seventh embodiment of the present invention.
  • FIG. 11 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to an eighth embodiment of the present invention.
  • FIG. 12 is a view illustrating the structure of an Si substrate used in a method for manufacturing the group III nitride semiconductor substrate according to a ninth embodiment of the present invention.
  • FIG. 13 is a table showing the evaluation results of the crystallinity of the GaN layer, impurity concentration on the surface of the Si substrate, and carrier concentration of the Si substrate in the group III nitride semiconductor substrates of Examples 1 to 20 and Comparative Examples 1 to 3.
  • FIG. 14 is a table showing the evaluation results of the surface roughness of the group III nitride semiconductor substrates of Examples 21 and 22 and Comparative Examples 4 to 7.
  • FIG. 1 is a schematic cross-sectional view illustrating the structure of a group III nitride semiconductor substrate according to a first embodiment of the present invention.
  • a group III nitride semiconductor substrate 1 has a structure in which an AlN buffer layer 20 and a group III nitride semiconductor layer 30 are laminated in this order on an Si substrate 10 .
  • the resistivity of the Si substrate 10 is preferably 1000 ⁇ cm or more.
  • the plane orientation of the Si substrate 10 is preferably a (111) plane, but not limited thereto.
  • the AlN buffer layer 20 is a layer for reducing the lattice mismatch between the Si substrate 10 and the group III nitride semiconductor layer 30 and has a double-layer structure in which a first AlN buffer layer 21 and a second AlN buffer layer 22 are laminated in this order.
  • the first AlN buffer layer 21 is a layer grown at a low temperature of 400° C. to 800° C., preferably, 400° C. to 600° C.
  • the second AlN buffer layer 21 is a layer grown at a high temperature of 900° C. to 1200° C.
  • the thickness of the first AlN buffer layer 21 is preferably 0.4 nm to 100 nm, and more preferably, 0.4 nm to 50 nm.
  • the thickness of the first AlN buffer layer 21 is smaller than 0.4 nm, the diffusion of group III elements into the Si substrate 10 cannot be suppressed, and when the thickness thereof exceeds 100 nm, the crystallinity of AlN is deteriorated, which in turn deteriorates the crystallinity of the group III nitride semiconductor layer 30 formed thereon.
  • the thickness of the AlN buffer layer 20 i.e., the total thickness of the first and second AlN buffer layers 21 and 22 is preferably 30 nm to 200 nm.
  • the thickness of the AlN buffer layer 20 is smaller than 30 nm, the crystallinity of the AlN buffer layer 20 cannot be improved, and when the thickness thereof exceeds 200 nm, cracks become likely to occur in the AlN buffer layer 20 .
  • the group III nitride semiconductor layer 30 is a layer formed of a mixed crystal of at least one of Al, In, and Ga which are group III elements and N, and a typical group III nitride semiconductor is GaN.
  • the thickness of the group III nitride semiconductor layer 30 is not particularly limited and may be, e.g., 1 um.
  • FIG. 2 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate 1 .
  • the Si substrate 10 is first prepared (step S 11 ). Specifically, the Si substrate 10 is washed with HF and SC-1 and then set in an MOCVD (Metal Organic Chemical Vapor Deposition) furnace.
  • MOCVD Metal Organic Chemical Vapor Deposition
  • HVPE Hydrophosphide
  • MBE Molecular Beam Epitaxy
  • the first AlN buffer layer 21 is formed on the Si substrate 10 (step S 12 A).
  • TMA trimethylaluminum
  • NH 3 trimethylaluminum
  • the growth temperature of the first AlN buffer layer 21 is preferably 400° C. to 600° C.
  • the growth temperature is lower than 400° C.
  • the crystallinity of AlN is deteriorated to affect the future crystallinity of a group III nitride semiconductor substrate, and when the growth temperature is higher than 600° C., an effect of suppressing the diffusion of the group III elements into the Si substrate 10 is small.
  • the growth temperature of the first AlN buffer layer 21 is 600° C. or lower, the effect of suppressing the diffusion of the group III elements into the Si substrate 10 can be sufficiently enhanced.
  • TMA is preferably introduced prior to the introduction of NH 3 .
  • NH 3 is introduced prior to the introduction of TMA
  • the surface of the Si substrate 10 reacts with NH 3 to be nitrided, failing to grow ALN having good crystallinity.
  • the introduction of TMA prior to the introduction of NH 3 can avoid a situation where the surface of the Si substrate 10 is roughened to affect the future crystallinity of AlN or InAlGaN.
  • TMA When TMA is introduced prior to the introduction of NH 3 , TMA is fed 3 seconds to 30 seconds prior to the feeding of NH 3 so that Al atom in which TMA is decomposed is distributed to the entire surface of the Si substrate 10 in a thickness corresponding to one to ten atomic layers.
  • the Si substrate reacts with NH 3 to be nitrided, deteriorating the crystallinity.
  • Al atomic layer is thicker than ten atomic layers, Al droplets are generated to be alloyed with Si. As a result, deterioration in the crystallinity of AlN occurs on the alloyed substrate.
  • the Si substrate 10 may be baked before growing the first AlN buffer layer 21 for the purpose of removing an oxide film on the surface of the Si substrate 10 .
  • the baking temperature at this time is preferably equal to or higher than the growth temperature of the first AlN buffer layer 21 .
  • the baking is preferably not performed because the group III raw material may be taken in the Si substrate 10 .
  • the second AlN buffer layer 22 is formed on the first AlN buffer layer 21 (step S 12 B).
  • the temperature inside the furnace is raised to 900° C. to 1200° C.
  • feeding of the raw material may be interrupted during temperature rise, it is preferable to raise the temperature while feeding a raw material in terms of productivity.
  • the growth temperature of the second AlN buffer layer 22 is preferably 900° C. to 1200° C. When the growth temperature is lower than 900° C., the crystallinity of the AlN cannot be improved, and an ordinary apparatus cannot support crystal growth at a high temperature exceeding 1200° C.
  • the group III nitride semiconductor layer 30 is formed on the second AlN buffer layer 22 (step S 13 ).
  • the group III nitride semiconductor layer 30 first the feed of TMA is stopped and, instead, a group III raw material is fed together with NH 3 to grow the group III nitride semiconductor layer 30 .
  • the growth temperature of the group III nitride semiconductor layer 30 is preferably 900° C. to 1200° C. When the growth temperature is lower than 900° C., the crystallinity of the group III nitride semiconductor layer cannot be improved.
  • the group III nitride semiconductor substrate 1 in which the first AlN buffer layer 21 , second AlN buffer layer 22 , and group III nitride semiconductor layer 30 are laminated in this order is completed.
  • the Si substrate 10 may react with an Al raw material or a group III raw material such as Ga or In remaining in the furnace to cause the group III elements to diffuse into the Si substrate 10 to disadvantageously reduce the resistivity of the surface of the Si substrate 10 .
  • the first AlN buffer layer 21 is grown thin at a low temperature of 400° C. to 600° C. first, and then the second AlN buffer layer 22 is grown at a high temperature of 900° C. 1200° C., reaction between the Si substrate and the group III raw material can be suppressed.
  • the AlN buffer layer 20 is grown at two temperature stages including application of a low temperature of 400° C. to 600° C. and application of a high temperature of 900° C. to 1200° C., so that it is possible to reduce the diffusion of the group III elements into the Si substrate 10 while maintaining the crystal quality of the AlN buffer layer 20 and thereby to prevent a reduction in the resistivity of the surface of the Si substrate 10 .
  • FIG. 3 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a second embodiment of the present invention.
  • the method for manufacturing the group III nitride semiconductor substrate 1 according to the present embodiment is featured in that TMA as an Al raw material and NH 3 as an N raw material are fed not simultaneously but alternately and repeatedly upon formation of the first AlN buffer layer 21 (step S 12 A).
  • the manufacturing method according to the present embodiment includes a step of preparing the Si substrate 10 (step S 11 ), a step of alternately and repeatedly feeding the Al raw material and N raw material to form the first AlN buffer layer 21 on the Si substrate 10 (step S 12 A), a step of forming the second AlN buffer layer 22 on the first AlN buffer layer 21 (step S 12 B), and a step of forming the group III nitride semiconductor layer 30 on the second AlN buffer layer 22 (step S 13 ).
  • Other conditions are the same as in the first embodiment.
  • TMA and NH 3 are each preferably fed for 0.5 seconds to 10 seconds.
  • the feeding time of TMA is less than 0.5 seconds, the growth rate of AlN is reduced to deteriorate productivity, and when the feeding time of TMA exceeds 10 seconds, the crystallinity of AlN is deteriorated.
  • the feeding time of NH 3 is less than 0.5 seconds, Al droplets remain on a growth surface to inhibit crystal growth, and when the feeding time of NH 3 exceeds 10 seconds, nitriding of the Si substrate advances due to excessive feeding of NH 3 in the initial stage of the growth of AlN, deteriorating the crystallinity of AlN.
  • the suspension time of raw material feeding is preferably 0 seconds to 10 seconds. Although curtailment or elimination of the raw material feeding suspension time has no significant effect on the crystallinity, the raw material feeding suspension time longer than 10 seconds deteriorates productivity.
  • TMA is preferably introduced prior to the introduction of NH 3 .
  • NH 3 is introduced prior to TMA, the surface of the Si substrate 10 reacts with NH 3 to be nitrided, failing to grow AlN having good crystallinity.
  • the introduction of TMA prior to the introduction of NH 3 can avoid a situation where the surface of the Si substrate 10 is roughened to affect the future crystallinity of AlN or InAlGaN.
  • TMA When TMA is introduced prior to the introduction of NH 3 , TMA is fed 3 seconds to 30 seconds prior to the feeding of NH 3 so that Al atom in which TMA is decomposed is distributed to the entire surface of the Si substrate 10 in a thickness corresponding to one to ten atomic layers.
  • the Si substrate reacts with NH 3 to be nitrided, deteriorating the crystallinity.
  • Al atomic layer is thicker than ten atomic layers, Al droplets are generated to be alloyed with Si. As a result, deterioration in the crystallinity of AlN occurs on the alloyed substrate.
  • the growth temperature of the first AlN buffer layer 21 is preferably 400° C. to 800° C. and, more preferably, 400° C. to 600° C.
  • the growth temperature is lower than 400° C., the crystallinity of AlN cannot be improved, and when the growth temperature is higher than 800° C., the effect of suppressing the diffusion of the group III elements into the Si substrate 10 is small.
  • TMA and NH 3 are alternately fed, it is possible to grow AlN having good crystallinity even at a comparatively low temperature, so that it is effective to set the growth temperature of the first AlN buffer layer 21 to 600° C. or lower.
  • the growth temperature of the first AlN buffer layer 21 is 600° C.
  • the effect of suppressing the diffusion of the group III elements into the Si substrate 10 can be sufficiently enhanced.
  • the alternate feeding of TMA and NH3 can not only improve the crystallinity of AlN, but also enhance the effect of suppressing the diffusion of the group III elements and is thus advantageous when AlN is grown at a temperature of 600° C. or higher.
  • TMA as an Al raw material and NH 3 as an N raw material are fed simultaneously.
  • the alternate feeding of TMA and NH 3 can improve the crystallinity.
  • continuous feeding of TMA and NH 3 can reduce the growth time to improve productivity while improving the crystallinity.
  • the AlN buffer layer 20 is grown at two temperature stages including application of a low temperature of 400° C. to 800° C. and application of a high temperature of 900° C. to 1200° C., and the Al raw material and N raw material are alternately fed in the formation of the first AlN buffer layer 21 , so that it is possible to improve the crystallinity of the AlN buffer layer 20 and particularly to suppress deterioration in the crystallinity that may be caused when the first AlN buffer layer 21 is grown at a low temperature of 400° C. to 600° C. Further, even at a high temperature of 600° C. or higher, the diffusion of the group III elements can be sufficiently suppressed.
  • FIG. 4 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate 1 according to a third embodiment of the present invention.
  • the method for manufacturing the group III nitride semiconductor substrate 1 according to the present embodiment is featured in that TMA and NH 3 are alternately fed not only upon formation of the first AlN buffer layer 21 (step S 12 A), but also upon formation of the second AlN buffer layer 22 (step S 12 B).
  • the alternate feeding conditions of TMA and NH 3 are the same as those for the first AlN buffer layer 21 .
  • Other conditions are also the same as in the second embodiment.
  • the alternate feeding of the raw material can not only improve the film thickness distribution of AlN, but also improve the concentration distribution of the group III nitride semiconductor layer serving as a device active layer. Although an effect of improving the uniformity of AlN is enhanced by alternately feeding the Al raw material and N raw material from the low-temperature growth time, it can be obtained even when the alternate feeding of the Al raw material and N raw material is performed only at the high-temperature growth time.
  • FIG. 5 is a schematic cross-sectional view illustrating the structure of a group III nitride semiconductor substrate according to a second embodiment of the present invention.
  • a group III nitride semiconductor substrate 2 is featured in that the group III nitride semiconductor layer 30 has a double-layer structure in which a first group III nitride semiconductor layer 31 and a first group III nitride semiconductor layer 32 are laminated in this order.
  • the first group III nitride semiconductor layer 31 is a layer grown at a low temperature of 400° C. to 800° C.
  • the second group III nitride semiconductor layer 32 is a layer grown at a high temperature of 900° C. to 1200° C.
  • Other configurations are the same as in the first embodiment.
  • the double-layer structure of the group III nitride semiconductor layer 30 it is possible to suppress the group III elements from diffusing into the Si substrate 10 through the AlN buffer layer 20 and to improve the crystallinity of the group III nitride semiconductor layer 30 .
  • FIG. 6 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a fourth embodiment of the present invention.
  • the method for manufacturing the group III nitride semiconductor substrate 2 according to the present embodiment is featured in that, after formation of the first AlN buffer layer 21 and second AlN buffer layer 22 in this order on the Si substrate 10 (steps S 12 A and S 12 B), a step of forming the first group III nitride semiconductor layer 31 at 400° C. to 800° C. (step S 13 A) and a step forming the second group III nitride semiconductor layer 32 at 900° C. to 1200° C. (step S 13 B) are performed sequentially.
  • the growth temperature of the first group III nitride semiconductor layer 31 is preferably 400° C. to 800° C.
  • the growth temperature of the second group III nitride semiconductor layer 32 is preferably 900° C. to 1200° C.
  • the composition of the group III elements constituting the second group III nitride semiconductor layer 32 may differ from that of the first group III nitride semiconductor layer 31 .
  • the first group III nitride semiconductor layer 31 may be an AlGaN layer
  • the second group III nitride semiconductor layer 32 may be a GaN layer.
  • the group III nitride semiconductor layer 30 In the formation of the group III nitride semiconductor layer 30 , feeding of TMA is stopped, and the temperature inside the furnace is lowered to 900° C. to 1200° C. Although the feeding of NH 3 may be interrupted upon temperature lowering, it is preferable to lower the temperature while feeding NH 3 considering productivity. Thereafter, the group III raw material is fed together with NH 3 to grow the group III nitride semiconductor layer 30 .
  • the group III elements may diffuse into the Si substrate 10 through the first and second AlN buffer layers 21 and 22 ; however, the group III nitride semiconductor layer is grown at a low temperature of 400° C. to 800° C. in the early stage of growth (grown up to a thickness of 200 nm) and, thereafter, in a subsequent stage (grown to a thickness of 200 nm or more) the group III nitride semiconductor layer is grown at a high temperature of 900° C. to 1200° C.
  • the group III raw material and group V raw material are alternately fed, so that the crystallinity of the group III nitride can be improved, thus suppressing deterioration in crystallinity that may be caused when the group III nitride semiconductor layer is grown at a low temperature of 400° C. to 600° C.
  • FIG. 7 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a fifth embodiment of the present invention.
  • the method for manufacturing the group III nitride semiconductor substrate 2 according to the present embodiment is featured in that the group III raw material and group V raw material are alternately fed not only in the formation of the first AlN buffer layer 21 (step S 12 A) but also in the formation of the first group III nitride semiconductor layer 31 (step S 13 A). Other conditions are the same as in the fourth embodiment.
  • the group III raw material and group V raw material are thus alternately introduced into the furnace upon growth of the first group III nitride semiconductor layer 31 , the crystallinity at a low growth temperature can be improved.
  • FIG. 8 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a sixth embodiment of the present invention.
  • the method for manufacturing the group III nitride semiconductor substrate according to the present embodiment is a combination of the third and fifth embodiments and is featured in that the group III raw material and group V raw material are alternately fed in the formation of the first AlN buffer layer 21 , second AlN buffer layer 22 , and first group III nitride semiconductor layer 31 (steps S 12 A, S 12 B, and S 13 A). Other conditions are the same as in the third and fifth embodiments.
  • the group III raw material and group V raw material are thus alternately introduced into the furnace upon growth of the AlN buffer layer and group III nitride semiconductor layer, the crystallinity at a low growth temperature can be further improved.
  • FIG. 9 is a schematic cross-sectional view illustrating the structure of a group III nitride semiconductor substrate according to a third embodiment of the present invention.
  • a group III nitride semiconductor substrate 3 includes the Si substrate 10 , the AlN buffer layer 20 formed on the Si substrate 10 , and the group III nitride semiconductor layer 30 formed on the AlN buffer layer 20 , wherein the AlN buffer layer 20 is a high-temperature buffer layer grown at 900° C. to 1200° C., and the Si substrate 10 contains an impurity such as C, Ge, Sn, O, H, or a group V element (N, P, As, Sb) which suppresses an increase in the number of carriers caused in association with the diffusion of the group III elements thereinto.
  • Other configurations are the same as in the first embodiment.
  • FIG. 10 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to a seventh embodiment of the present invention.
  • the Si substrate 10 having a resistivity of 100 ⁇ cm or more and containing an impurity such as C, Ge, Sn, O, H, or a group V element (N, P, As, Sb) in an amount of 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 19 atoms/cm 3 is prepared.
  • the above impurity may be contained only in a surface layer part 10 a ranging from the surface to the depth of 0.5 um to 10 um or may be contained throughout the substrate.
  • the above impurity plays a role of suppressing an increase in the number of carriers caused due to the diffusion of the group III elements into the Si substrate 10 .
  • the concentration of C in at least the surface layer part 10 a is preferably 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 17 atoms/cm 3 .
  • the concentration of C in the entire Si substrate may be 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 17 atoms/cm 3 .
  • the concentration of C may be 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 17 atoms/cm 3 only in the surface layer part 10 a and 1 ⁇ 10 14 atoms/cm 3 or less in the substrate interior located deeper than the surface layer part 10 a.
  • the concentration of Ge or Sn in at least the surface layer part 10 a is preferably 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of Ge or Sn in the entire Si substrate may be 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
  • the concentration of Ge or Sn may be 1 ⁇ 10 14 atoms/cm 3 to 1 ⁇ 10 17 atoms/cm 3 only in the surface layer part 10 a and 1 ⁇ 10 14 atoms/cm 3 or less in the substrate interior located deeper than the surface layer part 10 a.
  • the Si substrate 10 may contain a larger amount of O in the surface layer part 10 a .
  • the concentration of 0 in the entire Si substrate may be 1 ⁇ 10 15 atoms/cm 3 to 1 ⁇ 10 18 atoms/cm 3 .
  • the concentration of 0 may be 1 ⁇ 10 15 atoms/cm 3 to 1 ⁇ 10 18 atoms/cm 3 only in the surface layer part 10 a and 1 ⁇ 10 14 atoms/cm 3 or less in the substrate interior located deeper than the surface layer part 10 a .
  • To increase the concentration of 0 only in the surface layer part 10 a can be achieved by ion implantation into the Si substrate surface.
  • the Si substrate 10 may contain a larger amount of H in the surface layer part 10 a .
  • the concentration of H in the surface layer part 10 a is preferably 1 ⁇ 10 15 atoms/cm 3 to 1 ⁇ 10 18 atoms/cm 3
  • the H concentration in the substrate interior located deeper than the surface layer part 10 a is preferably less than that in the surface layer part 10 a , specifically, 1 ⁇ 10 14 atoms/cm 3 or less.
  • the Si substrate 10 may contain a larger amount of the group V element (N, P, As, Sb) in the surface layer part 10 a .
  • the concentration of the group V element in the surface layer part 10 a is preferably 1 ⁇ 10 12 atoms/cm 3 to 1 ⁇ 10 19 atoms/cm 3
  • the group V element concentration in the substrate interior located deeper than the surface layer part 10 a is preferably less than that in the surface layer part 10 a , specifically, 1 ⁇ 10 14 atoms/cm 3 or less.
  • the concentration distribution in the depth direction of the group V element in the Si substrate 10 preferably has a gradient in which the concentration is highest in the surface and gradually reduced toward the substrate interior from the surface.
  • the group V element for suppressing an increase in the number of carriers due to the diffusion of the group III elements into the Si substrate 10 may be contained not in the Si substrate 10 but in the AlN buffer layer 20 contacting the surface of the Si substrate 10 .
  • the AlN buffer layer 20 containing the group V element for suppressing an increase in the number of carriers can be formed by introducing the group V element (P, As, Sb) other than N into the furnace together with the group III raw material in the formation process of the AlN buffer layer 20 (step S 12 ) to be described later.
  • the AlN buffer layer 20 is grown on the upper surface of the Si substrate 10 at a high temperature of 900° C. to 1200° C. (step S 12 ).
  • the group III elements such as Al or Ga diffuses into the Si substrate 10 at this time, C, Ge, Sn, O, H or the group V element inactivates the carrier of the group III elements, making it possible to suppress a reduction in resistivity of the surface of the Si substrate 10 .
  • the group III elements such as Al or Ga diffuses into the Si substrate 10 at this time
  • C, Ge, Sn, O, H or the group V element inactivates the carrier of the group III elements, making it possible to suppress a reduction in resistivity of the surface of the Si substrate 10 .
  • the group III elements such as Al or Ga diffuse in the Si substrate.
  • step S 13 the group III nitride semiconductor layer 30 is grown on the AlN buffer layer 20 at a high temperature of 900° C. to 1200° C.
  • the group III elements such as Al or Ga may diffuse into the Si substrate 10 to reduce the resistivity of the surface of the Si substrate 10 .
  • the surface layer part 10 a of the Si substrate 10 contains the impurity that suppresses an increase in the number of carriers caused due to the diffusion of the group III elements into the Si substrate 10 , it is possible to suppress a reduction in the resistivity of the surface of the Si substrate 10 even when the group III elements diffuses into the Si substrate 10 .
  • the Si substrate containing the impurity such as C that suppresses an increase in the number of carriers due to the diffusion of the group III elements can be adopted in the method for manufacturing the group III nitride semiconductor substrate according to the above first to sixth embodiments; however, in this case, the concentration (group V diffusion profile) of the impurity in the substrate needs to be determined considering the diffusion amount (group III diffusion profile) of the group III elements. That is, when a process for suppressing the diffusion of the group III elements is not applied as in the case where the AlN buffer layer is grown only at a high temperature of 900° C.
  • the diffusion amount of the group III elements becomes large, so that it is necessary to increase the concentration of the impurity in the Si substrate, while when a process having a high effect against the diffusion of the group III elements is applied as in the sixth embodiment, the diffusion amount of the group III elements into the Si substrate is very small, so that it is necessary to reduce the impurity concentration in the Si substrate.
  • FIG. 11 is a flowchart for explaining a method for manufacturing the group III nitride semiconductor substrate according to an eighth embodiment of the present invention.
  • the method for manufacturing the group III nitride semiconductor substrate 1 according to the present embodiment is featured in that heat treatment of 900° C. to 1450° C. is performed after formation of the AlN buffer layer 20 on the Si substrate 10 and before formation of the group III nitride semiconductor layer 30 .
  • the manufacturing method according to the present embodiment includes a step of preparing the Si substrate 10 (step S 11 ), a step of forming the first AlN buffer layer 21 on the Si substrate 10 (step 12 A), a step of forming the second AlN buffer layer 22 on the first AlN buffer layer 21 (step S 12 B), a step of applying heat treatment to the Si substrate 10 (step S 20 ), and a step of forming the group III nitride semiconductor layer 30 on the second AlN buffer layer 22 (step S 13 ).
  • Other conditions are the same as in the first embodiment.
  • the heat treatment is preferably performed under an NH 3 atmosphere and in the same furnace as used in the formation of the AlN buffer layer 20 as a sequential process; however, it may be performed in another heat treatment furnace.
  • the time for the heat treatment is preferably 5 minutes to 1 hour. When the heat treatment time is less than 5 minutes, diffusion distance is too small to recover the resistivity sufficiently, and when the heat treatment time exceeds 1 hour, productively is deteriorated.
  • the heat treatment temperature is preferably 900° C. to 1450° C.
  • the heat treatment temperature is lower than 900° C., diffusion distance is small, so that heat treatment time needs to be increased correspondingly, and when the heat treatment temperature is higher than 1450° C., the Si substrate 10 is melted.
  • step S 20 the heat treatment in the present embodiment is applied to the first embodiment, it may also be applied to the second to seventh embodiments. Further, the heat treatment is particularly effective for when the AlN buffer layer 20 and group III nitride semiconductor layer 30 illustrated in FIG. 10 are formed using the Si substrate having a normal configuration.
  • FIG. 12 is a view illustrating the structure of an Si substrate used in a method for manufacturing the group III nitride semiconductor substrate according to a ninth embodiment of the present invention.
  • the upper side of FIG. 12 is a plan view of the Si substrate, and the lower side illustrates a side view thereof.
  • the method for manufacturing the group III nitride semiconductor substrate 1 according to the present embodiment is featured in that the Si substrate 10 to be used has its main surface inclined toward a ⁇ 112> direction by 0.1° to 1.5° from the (111) plane of the silicon single crystal.
  • the AlN buffer layer 20 and group III nitride semiconductor layer 30 can be grown on the Si substrate 10 by any of the methods according to the first to eighth embodiments.
  • the inclination angle of the main surface of the Si substrate 10 is preferably 0.1° to 1.5°.
  • the group III nitride semiconductor is grown in an island shape to cause an irregular undulation on the surface, and when the inclination angle is larger than 1.5°, the surface of the underlying AlN buffer layer becomes rough, with the result that the surface roughness of the group III nitride semiconductor layer 30 grown on the AlN buffer layer 20 is deteriorated.
  • the inclination direction of the main surface of the Si substrate 10 is preferably the ⁇ 112> direction (see the arrow (A)).
  • the inclination direction is the ⁇ 112> direction
  • an association state occurs at a (1100) plane in a hexagonal group III nitride semiconductor material, so that surface morphology becomes better than when the main surface is inclined in other directions to reduce the surface roughness.
  • the Si substrate 10 having a plane orientation slightly inclined from the (111) plane is used, so that the surface roughness of the upper surface of the group III nitride semiconductor layer 30 can be improved in a process of growing the group III nitride semiconductor layer 30 on the Si substrate 10 through the AlN buffer layer 20 . Therefore, it is possible to suppress interface scattering of a device to be produced on the upper surface of the group III nitride semiconductor layer 30 and thereby to improve device characteristics.
  • the method for manufacturing the group III nitride semiconductor substrate according to the above first to ninth embodiments can be combined appropriately.
  • the Si substrate 10 (seventh embodiment) containing an impurity element that suppresses an increase in the number of carriers due to the diffusion of the group III elements can be used in the semiconductor device manufacturing method according to the first to sixth embodiments.
  • the heat treatment in the eighth embodiment can be applied to the first to seventh embodiments, and the Si substrate 10 in the ninth embodiment can be used in the first to eighth embodiments.
  • An Si substrate having a resistivity of 1000 ⁇ cm and a plane orientation of (111) was washed with HF and SC-1 and then set in the MOCVD furnace. Then, after the temperature inside the furnace was raised to 550° C., TMA and NH 3 were introduced into the furnace together with the H 2 carrier gas to grow a first AlN layer on the upper surface of the Si substrate to a thickness of 30 nm. Thereafter, the in-furnace temperature was raised to 1100° C. while the raw material was continuously fed to grow a second AlN layer on the first AlN layer to a thickness of 70 nm.
  • a group III nitride semiconductor substrate was produced under the same conditions as those in Example 1 except that TMA and NH3 were alternately fed upon growth of the first AlN layer.
  • the Si substrate was prepared in the same manner as in Example 1. Then, after the in-furnace temperature was stabilized at 550° C., a process of introducing TMA into the furnace for 3 seconds together with the H 2 carrier gas, introducing only the H 2 carrier gas for 3 seconds, introducing NH 3 for 3 seconds together with the H 2 carrier gas, and introducing only the H 2 carrier gas for 6 seconds was repeated to grow the first AlN layer to a thickness of 30 nm. Thereafter, the in-furnace temperature was raised to 1100° C., followed by introduction of TMA and NH 3 together with the H 2 carrier gas, to grow the second AlN layer to a thickness of 70 nm.
  • Example 2 a group III nitride semiconductor substrate of Example 2 was obtained.
  • a group III nitride semiconductor substrate was produced under the same conditions as in Example 1 except that TMA and NH 3 were alternately fed not only upon growth of the first AlN layer, but also upon growth of the second AlN layer.
  • a process from the preparation of the Si substrate to growth of the first AlN layer is the same as in Example 2.
  • Example 3 a group III nitride semiconductor substrate of Example 3 was obtained.
  • a group III nitride semiconductor substrate was produced under the same conditions as in Example 1 except that the GaN layer was grown at two temperature stages of low and high.
  • the Si substrate was prepared in the same manner as in Example 1. Then, after the in-furnace temperature was raised to and stabilized at 650° C., TMA and NH 3 were introduced into the furnace together with the H 2 carrier gas to grow the first AlN layer to a thickness of 30 nm.
  • the in-furnace temperature was raised to 1100° C. to grow the second AlN layer to a thickness of 70 nm.
  • a group III nitride semiconductor substrate was produced under the same conditions as in Example 4 except that TMA was introduced together with TMG so as to grow an AlGaN layer in place of the first GaN layer of Example 4. That is, a group III nitride semiconductor substrate of Example 5 in which the first AlN layer, second AlN layer, AlGaN layer, and GaN layer were laminated in this order on the Si substrate was obtained.
  • TMG and NH 3 were alternately fed. After the in-furnace temperature was stabilized at 750° C., a process of introducing TMG for 3 seconds together with the H 2 carrier gas, introducing only the H 2 carrier gas for 3 seconds, introducing NH 3 for 3 seconds together with the H 2 carrier gas, and introducing only the H 2 carrier gas for 6 seconds was repeated to grow the first GaN layer to a thickness of 30 nm.
  • Example 6 a group III nitride semiconductor substrate of Example 6 was obtained.
  • the AlN film was formed in the same manner as in Example 3, and the GaN film was formed in the same manner as in Example 6. That is, in the AlN film formation process, TMA and NH 3 were alternately fed not only upon growth of the first AlN layer, but also upon growth of the second AlN layer. Further, in the GaN film formation process, TMG and NH 3 were alternately fed upon growth of the first GaN layer, and they were simultaneously fed upon growth of the second GaN layer. In this manner, a group III nitride semiconductor substrate of Example 7 in which the first AlN layer, second AlN layer, first GaN layer, and second GaN layer were laminated in this order on the Si substrate was obtained.
  • An Si substrate doped with C having a resistivity of 1000 ⁇ cm was prepared.
  • the average concentration of C in the Si substrate was 1 ⁇ 10 16 atoms/cm 3 .
  • TMA and NH 3 were introduced into the furnace at 650° C. together with the H 2 carrier gas to grow the first AlN layer on the Si substrate to a thickness of 30 nm.
  • the second AlN layer was grown as in Example 1 to a thickness of 70 nm, and the GaN was grown to a thickness of 1 um. In this manner, a group III nitride semiconductor substrate of Example 8 was obtained.
  • An Si substrate doped with Ge having a resistivity of 1000 ⁇ cm was prepared.
  • the average concentration of Ge in the Si substrate was 1 ⁇ 10 18 atoms/cm 3 .
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 9 was obtained.
  • An Si substrate doped with Sn having a resistivity of 1000 ⁇ cm was prepared.
  • the average concentration of Sn in the Si substrate was 1 ⁇ 10 18 atoms/cm 3 .
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 10 was obtained.
  • An Si substrate having a resistivity of 1000 ⁇ cm and containing O at a concentration of 1 ⁇ 10 17 atoms/cm 3 was prepared.
  • the first AlN layer of 30 nm thickness, second AlN layer of 70 nm thickness, and GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 11 was obtained.
  • An Si film containing C at a concentration of 1 ⁇ 10 16 atoms/cm 3 was epitaxially grown to a thickness of 5 um on an Si substrate having a resistivity of 1000 ⁇ cm.
  • an Si substrate containing C at a concentration of 1 ⁇ 10 16 atoms/cm 3 only in a surface layer part ranging from the surface to the depth of 5 um and at a concentration of 1 ⁇ 10 14 atoms/cm 3 in the substrate interior located deeper than the surface layer part was obtained.
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 12 was obtained.
  • An Si film containing Ge at a concentration of 1 ⁇ 10 18 atoms/cm 3 was epitaxially grown to a thickness of 5 um on an Si substrate having a resistivity of 1000 ⁇ cm.
  • an Si substrate containing Ge at a concentration of 1 ⁇ 10 18 atoms/cm 3 only in a surface layer part ranging from the surface to the depth of 5 um and at a concentration of 1 ⁇ 10 14 atoms/cm 3 in the substrate interior located deeper than the surface layer part was obtained.
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 13 was obtained.
  • An Si film containing Sn at a concentration of 1 ⁇ 10 18 atoms/cm 3 was epitaxially grown to a thickness of 5 um on an Si substrate having a resistivity of 1000 ⁇ cm.
  • an Si substrate containing Sn at a concentration of 1 ⁇ 10 18 atoms/cm 3 only in a surface layer part ranging from the surface to the depth of 5 um and at a concentration of 1 ⁇ 10 14 atoms/cm 3 in the substrate interior located deeper than the surface layer part was obtained.
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 14 was obtained.
  • An Si film containing P at a concentration of 1 ⁇ 10 18 atoms/cm 3 was epitaxially grown to a thickness of 5 um on an Si substrate.
  • an Si substrate containing P at a concentration of 1 ⁇ 10 16 atoms/cm 3 only in a surface layer part ranging from the surface to the depth of 5 um and at a concentration of 1 ⁇ 10 14 atoms/cm 3 in the substrate interior located deeper than the surface layer part was obtained.
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown.
  • Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 16 was obtained.
  • An Si film containing P at a concentration of 1 ⁇ 10 18 atoms/cm 3 was epitaxially grown to a thickness of 5 um on an Si substrate.
  • an Si substrate was obtained, in which the concentration of P at the surface was 1 ⁇ 10 16 atoms/cm 3 , which was gradually reduced to 1 ⁇ 10 14 atoms/cm 3 toward the depth of 5 um, and the concentration of P in the substrate interior deeper than 5 um was 1 ⁇ 10 14 atoms/cm 3 .
  • the first AlN layer of 30 nm thickness, second AlN layer of 70 nm thickness, and GaN layer of 1 um thickness were grown. Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 17 was obtained.
  • Example 18 H was ion-implanted on the surface of an Si substrate having a resistivity of 1000 ⁇ cm.
  • the first AlN layer of 30 nm thickness, the second AlN layer of 70 nm thickness, and the GaN layer of 1 um thickness were grown. Other conditions are the same as in Example 8. In this manner, a group III nitride semiconductor substrate of Example 18 was obtained.
  • An Si substrate having a resistivity of 1000 ⁇ cm was washed with HF and SC-1 and then set in the MOCVD furnace. Then, after the in-furnace temperature was raised to and stabilized at 1100° C., TMA, NH 3 and PH 3 were introduced into the furnace together with the H 2 carrier gas to grow the first AlN layer doped with P to a thickness of 30 nm. The flow rate of PH 3 was determined so as to be able to cancel the carrier concentration of the Si substrate.
  • Example 19 a group III nitride semiconductor substrate of Example 19 was obtained.
  • a group III nitride semiconductor substrate of Example 20 was obtained under the same conditions as in Example 1 except that heat treatment of 1100° C. was performed for 30 minutes in the same furnace as for the growth of the ALN layer and GaN layer after the growth of the AlN layer to a thickness of 100 nm on the Si substrate and before growth of the GaN layer to a thickness of 1 um.
  • An Si substrate having a resistivity of 1000 ⁇ cm and containing impurities such as C, Ge, Sn, O, and P at a concentration of 1 ⁇ 10 15 atoms/cm 3 or lower was prepared.
  • the process until the baking is completed is the same as that in Example 1.
  • TMA and NH 3 were introduced together with the H 2 carrier gas to grow the first AlN layer to a thickness of 30 nm.
  • the in-furnace temperature was raised to 1100° C. with the raw material remaining unchanged to grow the second AlN layer.
  • the in-furnace temperature was lowered to 1050° C. with the feeding of TMA being stopped, the GaN layer was grown to a thickness of 1 mm. In this manner, a group III nitride semiconductor substrate of Comparative Example 1 was obtained.
  • a group III nitride semiconductor substrate of Comparative Example 2 was obtained under the same conditions as in Example 1 except that the growth temperature of the first AlN layer was changed to 350° C.
  • a group III nitride semiconductor substrate of Comparative Example 3 was obtained under the same conditions as in Example 1 except that the growth temperature of the second AlN layer was changed to 800° C.
  • the crystallinity of the GaN layer, concentrations of Ga and Al on the surface of the Si substrate, and carrier concentration of the Si substrate were evaluated for the group III nitride semiconductor substrates of Examples 1 to 17 and Comparative Examples 1 to 3.
  • the crystallinity of the GaN layer was relatively evaluated by a half-value width of the X-ray locking curve. A reference value for the relative evaluation was set to the value of Comparative Example 1. A lower half-value width indicates better crystallinity.
  • the concentrations of Ga and Al on the surface of the Si substrate were evaluated by SISM (Secondary Ion Mass Spectrometry).
  • the carrier concentration of the Si substrate was evaluated by spreading resistance. The lower are the concentrations of Ga and Al, the better, but the point is that a carrier concentration that may affect device characteristics is low.
  • FIG. 13 is a table showing the evaluation results of the crystallinity of the GaN layer, impurity concentration on the surface of the Si substrate, and carrier concentration of the Si substrate in the group III nitride semiconductor substrates of Examples 1 to 20 and Comparative Examples 1 to 3. Values of each item are relative values based on the values of Comparative Example 1.
  • Examples 1 to 19 and Comparative Example 1 exhibited favorable crystallinity of 1.2 or less.
  • Example 2 exhibited better crystallinity than Example 1 due to alternate feeding of the raw material of the first AlN layer.
  • Example 3 exhibited better crystallinity than Example 2 due to alternate feeding of not only the raw material of the first AlN layer, but also the raw material of the second AlN layer.
  • Examples 4 to 19 exhibited better crystallinity than Example 2 by slightly increasing the growth temperature of the first AlN layer to 650° C.
  • Comparative Example 2 exhibited poor crystallinity of 100 due to a growth temperature as low as 350° C. of the first AlN layer.
  • Comparative Example 3 exhibited slightly poor crystallinity of 30 due to a growth temperature as low as 800° C. of the second AlN layer.
  • Example 4 As for the concentration of Ga, in Examples 1 to 7 and Comparative Example 2, diffusion of Ga was suppressed by growing the first AlN layer at a low temperature, whereby the Ga concentration in the Si substrate was as significantly low as 0.05 or less. Particularly, in Example 4, not only the first AlN layer, but also the first GaN layer was grown at a low temperature, with the result that the Ga concentration decreased to 0.02. Further, in Example 5, AlGaN was grown at a low temperature in place of GaN, with the result that the Ga concentration was further reduced to 0.01. In Example 6, the Ga concentration decreased to 0.01 due to alternate feeding of the raw material of the first GaN layer. In Example 7, the Ga concentration decreased to 0.01 due to alternate feeding of not only the raw material of the first AlN layer, but also the raw material of the second AlN layer.
  • Examples 8 to 19 and Comparative Example 1 Ga was made to diffuse by slightly increasing the growth temperature of the first AlN layer to 650° C., with the result that the Ga concentration in the Si substrate was 1.
  • Example 20 Ga on the substrate surface was made to diffuse into the substrate interior by application of heat treatment after formation of the AlN layer, with the result the Ga concentration decreased to 0.05.
  • the concentration of Al in Examples 1 to 7, diffusion of Al was suppressed by growing the first AlN layer at a low temperature, whereby the Al concentration in the Si substrate was as significantly low as 0.04 or less. Further, in Comparative Examples 2 and 3, diffusion of Al was suppressed due to a growth temperature as low as 350° C. of the first AlN layer (Comparative example 2) and a growth temperature as low as 800° C. of the second AlN layer (Comparative Example 3), with the result that the Al concentration in the Si substrate was as significantly low as 0.03 or less.
  • Examples 8 to 19 and Comparative Example 1 Al was made to diffuse by slightly increasing the growth temperature of the first AlN layer to 650° C., with the result that the Al concentration in the Si substrate was 1.
  • Ga on the substrate surface was made to diffuse into the substrate interior by application of heat treatment after formation of the AlN layer, with the result the Ga concentration decreased.
  • Examples 1 to 7 diffusion of Ga was suppressed by growing the first AlN layer at a low temperature, whereby the carrier concentration was as low as 0.05 or less. Further, in Examples 8 to 18, an increase in the number of carriers in the Si substrate due to diffusion of Ga was suppressed by inclusion of an impurity such as C in the Si substrate. In Example of 19, an increase in the number of carriers in the Si substrate due to diffusion of Ga was suppressed by inclusion of an n-type impurity such as P not in the Si substrate but in the first AlN layer. Among the above results, the carrier concentration in Examples 17 and 19 was the lowest at 0.01 which was almost equal to the carrier concentration in a normal Si substrate.
  • Comparative Example 1 the growth temperature of the first AlN layer was high, and Ga was made to diffuse into the Si substrate by growing the first AlN layer at a high temperature, whereby the carrier concentration was 1.
  • the carrier concentration could be suppressed to a low level as in Examples 1 to 7, while in Comparative Example 3, the carrier concentration was increased.
  • Example 20 Ga on the substrate surface was made to diffuse into the substrate interior by application of heat treatment after formation of the AlN layer, with the result the Ga concentration decreased.
  • an Si substrate having its main surface inclined toward a ⁇ 112> direction (see arrow (A) in FIG. 12 ) by 0.2° from the (111) plane was prepared. Then, the Si substrate was washed with HF and SC-1 and then set in the MOCVD furnace. Then, after the in-furnace temperature was raised to 1100° C., TMA and NH 3 were introduced into the furnace together with the H 2 carrier gas to grow the AlN layer on the upper surface of the Si substrate to a thickness of 100 nm. Thereafter, feeding of TMA was stopped, and the in-furnace temperature was lowered to 1050° C. while NH 3 continued to be fed.
  • Example 21 a group III nitride semiconductor substrate of Example 21 in which the AlN layer and GaN layer were laminated in this order on the Si substrate was obtained.
  • Example 22 was the same as Example 21 except that the inclination angle (off-angle) of the main surface of the Si substrate from the (111) plane was set to 1.5° toward the ⁇ 112> direction.
  • Comparative Example 4 was the same as Example 21 except that the inclination angle of the main surface of the Si substrate from the (111) plane was set to 0°, that is, the Si substrate has a (111) plane orientation.
  • Comparative Example 5 was the same as Example 21 except that the inclination angle of the main surface of the Si substrate from the (111) plane was set to 2° toward the ⁇ 112> direction.
  • Comparative Example 6 was the same as Example 21 except that the inclination angle of the main surface of the Si substrate from the (111) plane was set to 0.2° toward a direction of 45° (see arrow (B) in FIG. 12 ) from the ⁇ 112> direction.
  • Comparative Example 7 was the same as Example 21 except that the inclination angle of the main surface of the Si substrate from the (111) plane was set to 0.2° toward the ⁇ 110> direction (see the arrow (C) in FIG. 12 ).
  • the surfaces of the group III nitride semiconductor layers of Examples 22, 23, and Comparative Examples 4 to 7 produced by the above processes were observed using an atomic force microscope and evaluated in terms of surface roughness.
  • the range of evaluating the surface roughness was set to a square of 30 um ⁇ 30 um and a square of 10 um ⁇ 10 um. The results are illustrated in FIG. 14 .
  • the surface roughness in the wide range of 30 um ⁇ 30 um was 1.2 nm or less in Examples 21 and 22, while it was 1.6 nm or more in Comparative Examples 4 to 7. Although when the surface roughness in the range of 30 um ⁇ 30 um exceeds 1.3 nm, it may affect a device, good results less than 1.3 nm were obtained in Examples 21 and 22.
  • the surface roughness in the narrow range of 10 um ⁇ 10 um was 0.6 nm or less in Examples 21 and 22, and Comparative Example 4, while it was 1.0 nm or more in Comparative Examples 5 to 7. Although when the surface roughness in the range of 10 um ⁇ 10 um exceeds 0.8 nm, it may affect a device, good results less than 0.8 nm were obtained in Examples 21 and 22.
US16/770,883 2017-12-19 2018-10-02 Method for manufacturing group iii nitride semiconductor substrate Abandoned US20210151314A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2017243117 2017-12-19
JP2017-243117 2017-12-19
PCT/JP2018/036851 WO2019123763A1 (ja) 2017-12-19 2018-10-02 Ｉｉｉ族窒化物半導体基板の製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2018/036851 A-371-Of-International WO2019123763A1 (ja) 2017-12-19 2018-10-02 Ｉｉｉ族窒化物半導体基板の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/494,122 Division US20240071756A1 (en) 2017-12-19 2023-10-25 Method for manufacturing group iii nitride semiconductor substrate

Publications (1)

Publication Number Publication Date
US20210151314A1 true US20210151314A1 (en) 2021-05-20

Family

ID=66994607

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/770,883 Abandoned US20210151314A1 (en) 2017-12-19 2018-10-02 Method for manufacturing group iii nitride semiconductor substrate
US18/494,122 Pending US20240071756A1 (en) 2017-12-19 2023-10-25 Method for manufacturing group iii nitride semiconductor substrate

Family Applications After (1)

Application Number Title Priority Date Filing Date
US18/494,122 Pending US20240071756A1 (en) 2017-12-19 2023-10-25 Method for manufacturing group iii nitride semiconductor substrate

Country Status (7)

Country Link
US (2) US20210151314A1 (de)
EP (1) EP3731260A4 (de)
JP (1) JP6933265B2 (de)
KR (1) KR102374879B1 (de)
CN (1) CN111527587B (de)
TW (1) TWI699462B (de)
WO (1) WO2019123763A1 (de)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210210340A1 (en) * 2018-05-23 2021-07-08 Sumco Corporation Group iii nitride semiconductor substrate and manufacturing method thereof
CN113394316A (zh) * 2021-06-15 2021-09-14 厦门士兰明镓化合物半导体有限公司 深紫外发光元件及其制备方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110643934A (zh) * 2019-09-20 2020-01-03 深圳市晶相技术有限公司 一种半导体设备

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070197004A1 (en) * 2006-02-23 2007-08-23 Armin Dadgar Nitride semiconductor component and process for its production
US7312480B2 (en) * 1998-10-22 2007-12-25 Sanyo Electric Co., Ltd. Semiconductor device and method of fabricating the same
US7598108B2 (en) * 2007-07-06 2009-10-06 Sharp Laboratories Of America, Inc. Gallium nitride-on-silicon interface using multiple aluminum compound buffer layers
US20100279020A1 (en) * 2009-04-29 2010-11-04 Applied Materials, Inc. METHOD OF FORMING IN-SITU PRE-GaN DEPOSITION LAYER IN HVPE
US7956370B2 (en) * 2007-06-12 2011-06-07 Siphoton, Inc. Silicon based solid state lighting
US8173464B2 (en) * 2009-03-23 2012-05-08 Sumitomo Electric Device Innovations, Inc. Method for fabricating semiconductor device
US8399367B2 (en) * 2011-06-28 2013-03-19 Nitride Solutions, Inc. Process for high-pressure nitrogen annealing of metal nitrides
US8686455B2 (en) * 2009-03-03 2014-04-01 Ube Industries, Ltd. Composite substrate for formation of light-emitting device, light-emitting diode device and manufacturing method thereof
US8778783B2 (en) * 2011-05-20 2014-07-15 Applied Materials, Inc. Methods for improved growth of group III nitride buffer layers
US8828768B2 (en) * 2009-09-30 2014-09-09 Osram Opto Semiconductors Gmbh Method for producing a light-emitting diode
US8980002B2 (en) * 2011-05-20 2015-03-17 Applied Materials, Inc. Methods for improved growth of group III nitride semiconductor compounds
US9214339B2 (en) * 2013-02-13 2015-12-15 Toyoda Gosei Co., Ltd. Method for producing group III nitride semiconductor
US9337381B2 (en) * 2013-10-21 2016-05-10 Samsung Electronics Co., Ltd. Semiconductor buffer structure, semiconductor device including the semiconductor buffer structure, and method of manufacturing the semiconductor device using the semiconductor buffer structure
US9428424B2 (en) * 2014-03-05 2016-08-30 Applied Materials, Inc. Critical chamber component surface improvement to reduce chamber particles
US9496348B2 (en) * 2014-09-26 2016-11-15 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for doping a GaN-base semiconductor
US20170117136A1 (en) * 2015-04-03 2017-04-27 Hermes-Epitek Corp. Fabrication method of semiconductor multilayer structure
US9673052B2 (en) * 2013-05-31 2017-06-06 Sanken Electric Co., Ltd. Silicon-based substrate having first and second portions
US10121656B2 (en) * 2016-03-02 2018-11-06 Xiamen Changelight Co., Ltd. Buffer layers having composite structures
US10158046B2 (en) * 2015-09-29 2018-12-18 Xiamen Sanan Optoelectronics Technology Co., Ltd. Semiconductor element and fabrication method thereof
US10749073B2 (en) * 2017-09-20 2020-08-18 Instytut Technologii Materialow Elektronicznych Method for producing light-emitting UV column structures and the structures produced using this method

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003086837A (ja) 2001-09-14 2003-03-20 Sharp Corp 窒化物半導体素子とその製造方法
US6673147B2 (en) * 2001-12-06 2004-01-06 Seh America, Inc. High resistivity silicon wafer having electrically inactive dopant and method of producing same
JP4727169B2 (ja) * 2003-08-04 2011-07-20 日本碍子株式会社 エピタキシャル基板、当該エピタキシャル基板の製造方法、当該エピタキシャル基板の反り抑制方法、および当該エピタキシャル基板を用いた半導体積層構造
JP4679810B2 (ja) 2003-08-27 2011-05-11 日本碍子株式会社 エピタキシャル基板、半導体積層構造、エピタキシャル基板の製造方法、およびエピタキシャル基板表面におけるピット発生抑制方法
JP2005244202A (ja) * 2004-01-26 2005-09-08 Showa Denko Kk Ｉｉｉ族窒化物半導体積層物
US7247889B2 (en) * 2004-12-03 2007-07-24 Nitronex Corporation III-nitride material structures including silicon substrates
JP2006351641A (ja) * 2005-06-13 2006-12-28 Furukawa Co Ltd Ｉｉｉ族窒化物半導体基板の製造方法
JP4538476B2 (ja) * 2007-08-27 2010-09-08 独立行政法人理化学研究所 半導体構造の形成方法
KR101281684B1 (ko) * 2008-01-25 2013-07-05 성균관대학교산학협력단 질화물 반도체 기판의 제조방법
JP5430467B2 (ja) * 2009-03-27 2014-02-26 Ｄｏｗａホールディングス株式会社 Ｉｉｉ族窒化物半導体成長用基板、ｉｉｉ族窒化物半導体自立基板、ｉｉｉ族窒化物半導体素子、ならびに、これらの製造方法
KR101321654B1 (ko) * 2009-03-27 2013-10-23 도와 일렉트로닉스 가부시키가이샤 Ⅲ족 질화물 반도체 성장용 기판, ⅲ족 질화물 반도체 에피택셜 기판, ⅲ족 질화물 반도체 소자 및 ⅲ족 질화물 반도체 자립 기판, 및 이들의 제조 방법
JP5668339B2 (ja) * 2010-06-30 2015-02-12 住友電気工業株式会社 半導体装置の製造方法
JP5548905B2 (ja) * 2010-08-30 2014-07-16 古河電気工業株式会社 窒化物系化合物半導体素子およびその製造方法
JP5179635B1 (ja) * 2011-09-26 2013-04-10 シャープ株式会社 窒化物半導体層を成長させるためのバッファ層構造を有する基板の製造方法
EP2832900B8 (de) * 2012-03-28 2019-09-11 Kabushiki Kaisha Toyota Chuo Kenkyusho Laminiertes substrat aus einem siliziumeinkristall und einem gruppe-iii-nitrid-einkristall unter einem winkel
WO2014041736A1 (ja) * 2012-09-13 2014-03-20 パナソニック株式会社 窒化物半導体構造物
TW201438270A (zh) * 2013-03-25 2014-10-01 Tekcore Co Ltd 降低氮化鎵之缺陷密度的成長方法
JP6121806B2 (ja) * 2013-06-07 2017-04-26 株式会社東芝 窒化物半導体ウェーハ、窒化物半導体素子及び窒化物半導体ウェーハの製造方法
WO2015042199A1 (en) * 2013-09-23 2015-03-26 Ultratech, Inc. Method and apparatus for forming device quality gallium nitride layers on silicon substrates
JP5698321B2 (ja) * 2013-08-09 2015-04-08 Ｄｏｗａエレクトロニクス株式会社 Ｉｉｉ族窒化物半導体エピタキシャル基板およびｉｉｉ族窒化物半導体発光素子ならびにこれらの製造方法
EP3050075A1 (de) * 2013-09-24 2016-08-03 Siltronic AG Halbleiterwafer und verfahren zur herstellung des halbleiterwafers
CN104201196B (zh) * 2014-08-13 2017-07-28 中国电子科技集团公司第五十五研究所 表面无微裂纹的Si基III族氮化物外延片
WO2016132746A1 (ja) * 2015-02-20 2016-08-25 国立大学法人名古屋大学 薄膜基板と半導体装置とこれらの製造方法および成膜装置および成膜方法およびＧａＮテンプレート
DE112016002435T5 (de) * 2015-05-29 2018-02-22 Analog Devices Inc. Galliumnitridapparat mit einer an Fangstellen reichen Region
US9627473B2 (en) * 2015-09-08 2017-04-18 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation in III-nitride material semiconductor structures
JP2016154221A (ja) * 2016-01-18 2016-08-25 住友電気工業株式会社 半導体基板および半導体装置

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7312480B2 (en) * 1998-10-22 2007-12-25 Sanyo Electric Co., Ltd. Semiconductor device and method of fabricating the same
US20070197004A1 (en) * 2006-02-23 2007-08-23 Armin Dadgar Nitride semiconductor component and process for its production
US7956370B2 (en) * 2007-06-12 2011-06-07 Siphoton, Inc. Silicon based solid state lighting
US7598108B2 (en) * 2007-07-06 2009-10-06 Sharp Laboratories Of America, Inc. Gallium nitride-on-silicon interface using multiple aluminum compound buffer layers
US8686455B2 (en) * 2009-03-03 2014-04-01 Ube Industries, Ltd. Composite substrate for formation of light-emitting device, light-emitting diode device and manufacturing method thereof
US8173464B2 (en) * 2009-03-23 2012-05-08 Sumitomo Electric Device Innovations, Inc. Method for fabricating semiconductor device
US20100279020A1 (en) * 2009-04-29 2010-11-04 Applied Materials, Inc. METHOD OF FORMING IN-SITU PRE-GaN DEPOSITION LAYER IN HVPE
US8828768B2 (en) * 2009-09-30 2014-09-09 Osram Opto Semiconductors Gmbh Method for producing a light-emitting diode
US9184337B2 (en) * 2009-09-30 2015-11-10 Osram Opto Semiconductors Gmbh Method for producing a light-emitting diode
US8980002B2 (en) * 2011-05-20 2015-03-17 Applied Materials, Inc. Methods for improved growth of group III nitride semiconductor compounds
US8778783B2 (en) * 2011-05-20 2014-07-15 Applied Materials, Inc. Methods for improved growth of group III nitride buffer layers
US8399367B2 (en) * 2011-06-28 2013-03-19 Nitride Solutions, Inc. Process for high-pressure nitrogen annealing of metal nitrides
US9214339B2 (en) * 2013-02-13 2015-12-15 Toyoda Gosei Co., Ltd. Method for producing group III nitride semiconductor
US9673052B2 (en) * 2013-05-31 2017-06-06 Sanken Electric Co., Ltd. Silicon-based substrate having first and second portions
US9337381B2 (en) * 2013-10-21 2016-05-10 Samsung Electronics Co., Ltd. Semiconductor buffer structure, semiconductor device including the semiconductor buffer structure, and method of manufacturing the semiconductor device using the semiconductor buffer structure
US9428424B2 (en) * 2014-03-05 2016-08-30 Applied Materials, Inc. Critical chamber component surface improvement to reduce chamber particles
US9496348B2 (en) * 2014-09-26 2016-11-15 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for doping a GaN-base semiconductor
US20170117136A1 (en) * 2015-04-03 2017-04-27 Hermes-Epitek Corp. Fabrication method of semiconductor multilayer structure
US10158046B2 (en) * 2015-09-29 2018-12-18 Xiamen Sanan Optoelectronics Technology Co., Ltd. Semiconductor element and fabrication method thereof
US10121656B2 (en) * 2016-03-02 2018-11-06 Xiamen Changelight Co., Ltd. Buffer layers having composite structures
US10749073B2 (en) * 2017-09-20 2020-08-18 Instytut Technologii Materialow Elektronicznych Method for producing light-emitting UV column structures and the structures produced using this method

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
Broas et al., "Structural and chemical analysis of annealed plasma-enhanced atomic layer deposition aluminum nitride films," Journal of Vacuum Science & Technology A 34(4) (2016) 041506. *
Chaaben et al., "Morphological properties of AlN and GaN grown by MOVPE on porous Si(111) and Si(111) substrates," Superlattices and Microstructures 40 (2006) pp. 483–489. *
Charles et al., "The effect of AlN nucleation temperature on inverted pyramid defects in GaN layers grown on 200 mm silicon wafers," Journal of Crystal Growth 464 (2017) pp. 164–167. *
Suzuki et al., "Mechanism of stress control for GaN growth on Si using AlN interlayers," Journal of Crystal Growth 464 (2017) pp. 148–152. *
Yu et al., "A study of semi-insulating GaN grown on AlN buffer/sapphire substrate by metalorganic chemical vapor deposition," Journal of Crystal Growth 293 (2006) pp. 273-277. *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210210340A1 (en) * 2018-05-23 2021-07-08 Sumco Corporation Group iii nitride semiconductor substrate and manufacturing method thereof
CN113394316A (zh) * 2021-06-15 2021-09-14 厦门士兰明镓化合物半导体有限公司 深紫外发光元件及其制备方法

Also Published As

Publication number Publication date
KR20200069377A (ko) 2020-06-16
CN111527587A (zh) 2020-08-11
WO2019123763A1 (ja) 2019-06-27
TWI699462B (zh) 2020-07-21
KR102374879B1 (ko) 2022-03-15
JP6933265B2 (ja) 2021-09-08
CN111527587B (zh) 2023-11-21
US20240071756A1 (en) 2024-02-29
JPWO2019123763A1 (ja) 2020-12-17
EP3731260A1 (de) 2020-10-28
TW201928131A (zh) 2019-07-16
EP3731260A4 (de) 2021-12-22

Similar Documents

Publication Publication Date Title
US20240071756A1 (en) Method for manufacturing group iii nitride semiconductor substrate
KR101144466B1 (ko) 질화물 반도체 결정층을 제조하기 위한 방법
JP4529846B2 (ja) Ｉｉｉ−ｖ族窒化物系半導体基板及びその製造方法
US6989287B2 (en) Method for producing nitride semiconductor, semiconductor wafer and semiconductor device
US8048702B2 (en) Method of fabricating nitride-based semiconductor optical device
US9202873B2 (en) Semiconductor wafer for semiconductor device having a multilayer
US20090108297A1 (en) Semi-insulating nitride semiconductor substrate and method of manufacturing the same, nitride semiconductor epitaxial substrate, and field-effect transistor
US8465997B2 (en) Manufacturing method of group III nitride semiconductor
US20150017790A1 (en) Method for manufacturing semiconductor device
US20120241753A1 (en) Semiconductor device and method for manufacturing same
US20150221502A1 (en) Epitaxial wafer and method for producing same
US20130171811A1 (en) Method for manufacturing compound semiconductor
KR102513206B1 (ko) Ⅲ족 질화물 반도체 기판의 제조 방법
JP3785059B2 (ja) 窒化物半導体の製造方法
JP6649693B2 (ja) 窒化物半導体発光素子及びその製造方法
US20220077287A1 (en) Nitride semiconductor substrate
CN115172546A (zh) 一种外延片、外延片制备方法及发光二极管
TW202046514A (zh) 發光元件及發光元件之製造方法
CN116093212A (zh) 一种发光二极管隔离层及其制备方法、外延片及芯片
KR101044039B1 (ko) 질화물계 발광소자 및 그의 제조방법
KR100839224B1 (ko) ＧａＮ 후막의 제조방법
JP2009239315A (ja) 窒化物系ｉｉｉ−ｖ族化合物半導体装置の製造方法
KR20140015879A (ko) 반도체 소자 및 그 제조 방법

Legal Events

Date Code Title Description
AS Assignment

Owner name: SUMCO CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MATSUMOTO, KOJI;ONO, TOSHIAKI;AMANO, HIROSHI;AND OTHERS;SIGNING DATES FROM 20200528 TO 20200529;REEL/FRAME:052869/0082

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION